

## Register Address Logic:

reg sel = 3'b0; case (next\_state) REG1: reg\_sel = reg\_num; REG2: reg\_sel = reg\_num; endcase

## State Logic:

next state = state; case (state) IDLE: if (r\_en\_edge) next\_state = EN; EN: if (|reg\_num) next\_state = REG1; REG1: next\_state = IDLE2; IDLE2: if (|reg\_num) next\_state = REG2; REG2: next\_state = IDLE3; IDLE3: if (|opcode) next\_state = RËSULT; RESULT: next state = IDLE; endcase

## Assign Logic:

alu en = 1'b0; assign\_op1 = 1'b0; assign op2 = 1'b0; result ready = 1'b0; case (state) REG1: begin  $assign_op1 = 1'b1;$ end REG2: begin assign\_op2 = 1'b1; end RESULT: begin

alu en = 1'b1; result\_ready = 1'b1; end endcase