





Progetto TTL

IEEE Student Branch 1019, University of Brescia

Rev.	Date	Revision Description
0	10/11	Creazione progetto, Prima progettazione del generatore di clock e clk multiplexer
1	24/11	Aggiunta contatore per divisore frequenza. modifica input pushbutton in CLK_GEN. Creazione circuito HLT, Aggiunta bit a CLK_SELECT. Aggiunta registri







IEEE Student Branch 1019

Sheet: /Hierarchy/CLK_HLT_CIRCUIT/
File: CLK_HLT_CIRCUIT.sch


Title: REGISTER_FILE

Size: A4 Date: 2021-11-18

KiCad E.D.A. eeschema 5.1.10

Rev: 1

Id: 4/11



IEEE Student Branch 1019

Sheet: /Hierarchy/REGISTER_FILE/
File: REGISTER_FILE.sch


Title: REGISTER_FILE

Size: A4 Date: 2021-11-19

KiCad E.D.A. eeschema 5.1.10

Rev: 1

Id: 5/11



IEEE Student Branch 1019


Sheet: /Hierarchy/REGISTER_FILE/R1/
File: REGISTER.sch


Title: REGISTER


Size: A4 Date: 2021-11-19


KiCad E.D.A. eeschema 5.1.10

Rev:
Id: 6/11









IEEE Student Branch 1019

Sheet: /Hierarchy/REGISTER_FILE/R5/
File: REGISTER.sch

Title: REGISTER

Size: A4 Date: 2021-11-19

KiCad E.D.A. eeschema 5.1.10

Rev:

Id: 10/11

