{"payload":{"header_redesign_enabled":false,"results":[{"id":"421455097","archived":false,"color":"#427819","followers":0,"has_funding_file":false,"hl_name":"STFleming/EmSys_Sequential_Logic","hl_trunc_description":"Lecture for the Embedded Systems Design course (CSC368/M68) on sequential logic design with Verilog","language":"Makefile","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":421455097,"name":"EmSys_Sequential_Logic","owner_id":821289,"owner_login":"STFleming","updated_at":"2021-10-31T06:54:35.098Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASTFleming%252FEmSys_Sequential_Logic%2B%2Blanguage%253AMakefile","metadata":null,"csrf_tokens":{"/STFleming/EmSys_Sequential_Logic/star":{"post":"bljqkBNCP5OFAP0LR743-n-F_wEAo4ac65iDcq4EpqomL89MFp59pQgEWHxxMR2DPgM47Wjyl4VDxWuQrp08jw"},"/STFleming/EmSys_Sequential_Logic/unstar":{"post":"KPl6PZKZaBddje_COZccFYePwC1tOmVjqUlULwgppn-GSiVOz94cRAW15Z9JQ_O21F1lHW124aS43Cnq2cHwsw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AN_WK4hNH4UcpVVWLia29BTsOTmfuljs4a9TUVhyDWpRwG0-HiJw0eNMNYD2ZBCb5gae5NC5PyU6XWLcIaFZPw"}}},"title":"Repository search results"}