## Birla Institute of Technology and Science – Pilani, Hyderabad Campus Second Semester 2021-22

**CS F342: Computer Architecture Assignment (30 Marks)** 

A. Implement 4-stage pipelined processor in Verilog. This processor supports load immediate (li), addition (add) and unconditional jump (J) instructions only. The processor should implement forwarding to resolve data hazards. The processor has Reset, CLK as inputs and no outputs. The processor has instruction fetch unit, register file (with eight 8-bit registers), Execution and Writeback unit. Read and write operations on Register file can happen simultaneously and should be independent of CLK. The processor also contains three pipelined registers IF/ID, ID/EX and EX/WB. When reset is activated the PC, IF/ID, ID/EX, EX/WB registers are initialized to 0, the instruction memory and registerfile get loaded by **predefined values**. When the instruction unit starts fetching the first instruction the pipeline registers contain unknown values. When the second instruction is being fetched in IF unit, the IF/ID registers will hold the instruction code for first instruction. When the third instruction is being fetched by IF unit, the IF/ID register contains the instruction code of second instruction, ID/EX register contains information related to first instruction and so on. (Assume 8-bit PC. Also Assume Address and Data size as 8-bits).

The instructions and its **8-bit instruction format** for single cycle and pipeplined processor are shown below:

**li DestinationReg, ImmediateData** (Signextends data specified in instruction field (2:0) to 8-bits and stores it in register specified by register number in RDst field. Opcode for li is 00)

Opcode		
00	RDst	Immediate Data
7:6	5:3	2:0

Example usage: li R3, 4 (4 = 100 signextension will) result in 1111100. This data moves in to R3.

**add DestinationReg, SourceReg** (adds data in register specified by register number in Rsrc field to data in register specified by register number in RDst field. Result is stored in register specified by register number in RDst field. Opcode for add is 01)

Opcode

01		RDst	RSrc	
7:	:6	5:3	2:0	

Example usage: add R2, R0 (R2←R2+R0)

**j** L1 (Jumps to an address generated by adding PC+1 to the Signextended data specified in instruction field (5:0). Opcode for j is 11)

Opcode

11 Partial Jump Address
7:6 5:0

Example usage: j L1 (Jump address is calculated using PC relative addressing)

Assume the register file contains 8 registers (R0-R7) each register can hold 8-bit data. On reset register file should get initialized such that R0 = 0, R1 = 1, R2 = 2, R3 = 3 ...etc. On reset assume that the instruction memory gets initialized with four instructions.

```
li Rx, 3
add Ry, Rx
add Rz, Ry
j L1
li Rz, 4
add Rx, Rz
```


L1:

Where x, y, z are related to last 3 digits of your ID No.

If ID number: 20XXXXXXXABCH, then  $x = A \mod 8 (A\%8)$ ,  $y = (B+2) \mod 8 ((B+2)\%8)$ ,

$$z=(C+3) \mod 8 ((C+3)\%8),$$

<u>Note for Pipelined Processor:</u> A partial block level representation of 4-stage pipelined processor is shown below. Please note that for registerfile implementation, both read and write are independent of CLK. Write operation depends on control signal.



## **Submission Procedure**

As part of the assignment three files should be submitted in zipped folder.

- 1. PDF version of this Document with all the Questions below answered with file name as IDNO NAME.pdf.
- 2. Design Verilog Files for all the Sub-modules (instruction fetch, Register file, forwarding unit, etc).
- 3. Design Verilog file for both single cycle and pipelined processor.

The name of the zipped folder should be in the format IDNO NAME.zip

The due date for submission is 24-April-2022, 5:00 PM.

Name:

VISHWAS VASUKI GAUTAM ID No: 2019A3PS0443H

1. Implement the Instruction Fetch block. Copy the <u>image</u> of Verilog code of the Instruction fetch block here

**Answer: Program Counter:** 

```
module pc(
   input clk,
   input rst,
   input [7:0] pcIn,
   output reg [7:0] pcOut
  );

always @(posedge clk, negedge rst)
begin
   if(rst == 0)
       pcOut <= 0;
   else
      pcOut <= pcIn;
end
endmodule</pre>
```

Instruction Memory:


```
input rst, // Reset
input [7:0] pc,
reg [7:0] instrMem [32:0];
always @(*)
    instrMem[1] = 8'b01110100;
    instrMem[3] = 8'b11000010; //jmp
    instrMem[4] = 8'b00110100;
```

2. List the control signals used and also the values of control signals for different instructions.

## Answer:

Instructions	Control Signals						
	ImmSel	aluCtrl	regWrite	imm2Reg	branch		
li	01	X	1	1	0		
add	00	1	1	0	0		
j	11	X	0	X	1		

3. Draw the complete Datapath and show control signals of the 4-stage pipelined processor. A sample Datapath for 5-stage pipelined MIPS processor has been discussed in class. A ppt named Assignmenthelp.ppt contains this 5-stage processor and is uploaded in CMS. You can modify this according to your specification.



4. Determine the condition that can be used to detect data hazard?

Answer:

A data hazard might occur when the destination register of the ADD instr is needed by another ADD instr immediately. Or when an Li instr is storing value in a register and an ADD instruction immediately needs the values. So, based on the opcode, regWrite, source & destination addresses in the id/ex and ex/wb pipeline will help us find the data hazards.

The cases to forwards are:

```
1. (regWrite_EX_WB == 1) && (rd_EX_WB == rs1_ID_EX) && (opcode_EX_WB == 2'b01)
2. (regWrite_EX_WB == 1) && (rd_EX_WB == rs2_ID_EX) && (opcode_EX_WB == 2'b01)
3. (regWrite_EX_WB == 1) && (rd_EX_WB == rs2_ID_EX == rs1_ID_EX) && (opcode_EX_WB == 2'b01)
4. (regWrite_EX_WB == 1) && (rd_EX_WB == rs1_ID_EX) && (opcode_EX_WB == 2'b00)
```

5. (regWrite\_EX\_WB == 1) && (rd\_EX\_WB == rs2\_ID\_EX) && (opcode\_EX\_WB == 2'b00)


5. Implement the forwarding unit and copy the <u>image</u> of Verilog code of forwarding unit here.

```
output reg [2:0] forward, output reg [7:0] aluIn1,
    always @(*)
(opcode_EX_WB == 2'b01))
begin
              else if((regWrite_EX_WB == 1) && (rd_EX_WB == rs2_ID_EX) && (opcode_EX_WB == 2'b01))
                   forward <= 3'b010;
aluIn1 <= data1_ID_EX;</pre>
                   forward <= 3'b011;
                   forward <= 3'b100;
                   aluIn1 = data1_ID_EX;
         end
```

6. Implement complete pipelined processor in Verilog (using all the Datapath blocks). Copy the <a href="mage">image</a> of Verilog code of the processor here. (Use comments to describe your Verilog implementation)

```
. .
      wire [7:0] instrCode, pcIn, pcOut, immOut, pc_EX_WB, immOut_EX_WB;
wire branch, branch_EX_WB, branch_ID_EX;
      wire [1:0] opcode, immSel;
wire [2:0] readReg1, readReg2, writeReg;
wire regWrite, immToReg, aluControl, regWrite_EX_WB;
wire [7:0] readData1, readData2, writeData_EX_WB;
wire [2:0] rd_EX_WB;
      assign opcode = instrCode_IF_ID[7:6];
assign readReg2 = instrCode_IF_ID[2:0];
assign readReg1 = instrCode_IF_ID[5:3];
      controlUnit ctrlSignal(opcode, immSel, aluControl, regWrite, immToReg, branch);
immGen imm(instrCode_IF_ID, immSel, immOut);
      wire immToReg_ID_EX;
wire [7:0] immOut_ID_EX, data1_ID_EX, data2_ID_EX;
wire [7:0] aluResult;
wire [7:0] aluIn1, aluIn2;
      wire [2:0] forward;
wire [7:0] aluResult_EX_WB;
wire [1:0] opcode_EX_WB;
```

7. Test the pipelined processor design by generating the appropriate clock and reset. Copy the <u>image</u> of your testbench code here.



Answer:

8. Verify if the register file is getting updated according to the set of instructions (mentioned earlier).

Copy verified **Register file** waveform here (show only the Registers that get updated, CLK, and RESET):



**Unrelated Questions** 

What were the problems you faced during the implementation of the processor?

Answer: Faced problems while implementing jump instructions, and faced problems while developing the forwarding unit.

Did you implement the processor on your own? If you took help from someone whose help did you take? Which part of the design did you take help for?

Answer: Implemented the processor on my own. Had healthy discussion with Naren Suraj and Shankar while implementing the processor.

## **Honor Code Declaration by student:**

- My answers to the above questions are my own work.
- I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).

Name: VISHWAS VASUKI GAUTAM Date: 23/04/2022

**ID No.:** 2019A3PS0443H