## Lab 5 & 6: Assignment 1 (10 Marks)

Date for Showing the output to Instructor (No Deduction): 17/09/2021 between 11AM-1PM Due Date for final submission through CMS: 17/09/2021 9:00 PM

Name: Vishwas Vasuki Gautam

**ID No**: 2019A3PS0443H

**Problem Statement:** Design a state machine to control the tail lights of a 1965 Ford Thunder bird (Figure 1). The tail lights are composed of three lights on each side which operate for the turns as shown in figure 2. The state machine has two inputs (LEFT, RIGHT) and 6 outputs (LC, LB, LA, RA, RB and RC). When (RIGHT=0 and LEFT=0) or when (RIGHT=1 and LEFT=1) no lights will turn ON. If (RIGHT=0 and LEFT=1) then lights LC, LB, and LA will be ON as shown in figure 2(a) indicating LEFT turn. If (RIGHT=1 and LEFT=0) then lights RA, RB, and RC will be ON as shown in figure 2(b) indicating RIGHT turn. In addition to LEFT and RIGHT there are two more inputs Clk and Reset for normal operation of FSM. When Reset is enabled all lights will be OFF. The flashing rate of LEDs is 2Hz (i.e. the time between two successive states is 0.5s).

**PIN Assignment:** 

**Inputs:** RIGHT F22; LEFT G22;

Outputs: LC U14; LB U19; LA W22; RA U22; RB T21; RC T22;





Figure 1 Left Turn Right Turn LC RB (a) LB RC Figure 2(a) Figure 2(b) Figure 2

(Please refer to the file named "Vivado\_Design\_Flow\_All\_Steps.pdf" for a review of all the steps in the design flow)

## 1. Question: Draw the FSM (can be an image) with proper description.

Answer:



2. Create a Vivado Project and write Verilog code (Car\_FSM.v with comments) for implementing the above FSM.

**Question:** Paste the image of verilog code Car\_FSM.v.

Answer:

```
Car_FSM.v
F:/CompArch/FPGA_Lab/Lab5and6/project_2/project_2.srcs/sources_1/new/Car_FSM.v
// VISHWAS VASUKI GAUTAM - 2019A3PS0443H
23 ⊡
         module Car_FSM(
           input clk,
input rst,
24
            input left,
           output reg [2:0] rightLED,
output reg [2:0] leftLED
);
28
29
30
31
          reg [25:0] clkDiv;
32
33
34
           parameter noTurn = 3'b000;
35
           parameter leftOne = 3'b001, leftThree = 3'b010, leftSeven = 3'b011; // Indicates the states for left turn
36
           parameter rightOne = 3'b100, rightThree = 3'b101, rightSeven = 3'b110; // Indicates the states for right turn
37
38
     reg [2:0] presentState, nextState;
39
40 🖨 O
41 i O
          initial begin
            clkDiv <= 0;
42 🖨
           end
     0
43
44 🖯
           always @(posedge clk)
                                              // Clock division
45 🖨
            begin
46 ¦ O
                 clkDiv <= clkDiv + 1;
47 🖨
             end
     0
48
49 🖯
          always @(posedge clkDiv[25], posedge rst) // State register for initialisation
50 ♥ O
51 ♥ O
52 : O
53 : O
            begin
               if(rst)
                    presentState <= noTurn;
54 A O
                    presentState <= nextState;
```

```
F:/CompArch/FPGA_Lab/Lab5and6/project_2/project_2.srcs/sources_1/new/Car_FSM.v
57  always @(presentState, right, left)
58  begin
                                                       // Calculating the next state based on the inputs and the present state
             begin
                case (presentState)
59 🖨
                   if(left ^ right == 0)
61 \Theta
62 :
63 =
64 : O
                            nextState <= noTurn;
                      else if(left && ~right)
                           nextState <= leftOne;
                      else if(~left && right)
66 (a)
67 : 0
68 (b)
69 (c)
70 : 0
                           nextState <= rightOne;
                    leftOne:
                      nextState <= (left && ~right)? leftThree: noTurn;
                    leftThree:
72 (=)
73 | O
74 (=)
                       nextState <= (left && ~right)? leftSeven: noTurn;
                     leftSeven:
75 🖨
78 A O
                       nextState <= (~left && right)? rightThree: noTurn;
80 🖨 🔾
81 (A)
82 :
83 (B) (O)
84 (A) (O)
                      nextState <= (~left && right)? rightSeven: noTurn;
                         nextState <= noTurn;
86 🖨
                 endcase
              end
```

```
always @(presentState) // Calculating the output based on the present state
    begin
        case (presentState)
             noTurn: begin
                     rightLED <= 3'b0000;
                     leftLED <= 3'b000;</pre>
                 end
             leftOne: begin
                       rightLED <= 3'b000;
                       leftLED <= 3'b001;</pre>
                 end
             leftThree: begin
                     rightLED <= 3'b000;
                     leftLED <= 3'b011;</pre>
                 end
             leftSeven: begin
                     rightLED <= 3'b0000;
                     leftLED <= 3'bll1;</pre>
                 end
             rightOne: begin
                      rightLED <= 3'bl00;
                      leftLED <= 3'b000;
                 end
             rightThree: begin
                     rightLED <= 3'bl10;
                     leftLED <= 3'b000;</pre>
                 end
             rightSeven: begin
                     rightLED <= 3'bll1;
                     leftLED <= 3'b000;</pre>
                 end
        endcase
    end
endmodule
```


3. Write the test bench Test Car FSM.v and simulate your design to check the functionality.

**Question:** Paste the image of test bench verilog code Test\_Car\_FSM.v Answer:

```
Car_FSM_test.v
F:/CompArch/FPGA_Lab/Lab5and6/project_2/project_2.srcs/sim_1/new/Car_FSM_test.v
Q 💾 ← → 🐰 🖺 🟗 🗶 // 🖫 ♀
23 🖨
         module Car_FSM_test(
24
25
             );
26
             reg clk, rst, right, left;
             wire [2:0] rightLED, leftLED;
28
             // module instantiation
29
             Car_FSM car(.clk(clk), .rst(rst), .right(right), .left(left), .leftLED(leftLED), .rightLED(rightLED));
30
31 ;
            always #5 clk = ~clk:
32
33 🖨
            initial // Checking all the possible inputs
34 🖯
             begin
             clk <= 0;
35
36
            rst <= 1;
    0
37
            right <= 0;
38
             left <= 0;
39
             #5 rst <= 0;
             #5 right <= 1;
40
41
             #30 right <= 0;
     0
42
             #60 left <= 1;
43
             #30 left <= 0;
     0
44
             #60 left <= 1;
     0
45
             #5 right <= 1;
46
     0
47
             #100 $finish;
     0
48
```

<u>Question</u>: Paste the image showing the simulated waveforms for FSM (Behavioral Simulation). Clearly show the LEFT turn and RIGHT turn Cases.

## Answer:




- **4.** Add clock division code to Car\_FSM.v such that the actual input Clk (Y9 pin with frequency of 100MHz) is converted to Clock of frequency 2Hz. This 2Hz signal is used as clock for running the FSM.
- 5. Plan your I/O mapping (using I/O planning option) such that actual input Clk is connected to internal clock pin Y9, Reset is connected to push button switch, other inputs (LEFT and

**RIGHT**) are connected to DIP switches and outputs are connected to LEDs. In the ZedBoard, the pin numbers indicating the DIP switches, LEDs and internal clock are listed in table uploaded in CMS. Save the mapping information as **Car FSM.xdc**.

## 6. Synthesize (Run Synthesis).


**Question:** Paste the image showing the schematic after synthesis.

Answer:



 $\underline{\textbf{Question}}\text{:}$  Check the summary report and report hardware utilization for the FSM implementation.

Answer: Hardware utilization



lization		Post-Synthesis   Post-Implementation				
					Graph   Table	
Resource	Utilization		Available		Utilization %	
LUT		14		53200	0.03	
FF		33		106400	0.03	
IO		10		200	5.00	
BUFG		1		32	3.13	

- 7. Implement the design (Run Implementation).
- 8. Generate Bitstream and port your design on to FPGA (Open Hardware Manager New Target ... Program Device)
- 9. Check the output on FPGA.
- 10. Show the output to the instructor.
- 11. Submit following files as a Zipped folder with file name as <Student1\_ID\_No>\_<Name>.zip through CMS before due date.
  - 1) Completed Document
  - 2) Car FSM.v (with proper comments)
  - 3) Test\_Car\_FSM.v (with proper comments)
  - 4) Car FSM.xdc.
  - 5) Car\_FSM.bit