RISC-V RV32I Reference Card

	inst	operands			name	type	opcode	funct3	funct7	description	asm ex	ampl	е	
	add	rd,	rs1,	rs2	add	R	011 0011	000	000 0000	r[rd] = r[rs1] + r[rs2]	add	t3,	t1,	t2
	sub	rd,	rs1,	rs2	subtract	R	011 0011	000	010 0000	r[rd] = r[rs1] - r[rs2]	sub	t3,	t1,	t2
	sll	rd,	rs1,	rs2	shift left logical	R	011 0011	001	000 0000	r[rd] = r[rs1] << r[rs2][4:0]	sll	t3,	t1,	t2
etic	slt	rd,	rs1,	rs2	set less than	R	011 0011	010	000 0000	r[rd] = (r[rs1] < r[rs2]) ? 1 : 0	slt	t3,	t1,	t2
arithm	sltu	rd,	rs1,	rs2	set less than unsigned	R	011 0011	011	000 0000	r[rd] = (r[rs1] \leq_u r[rs2]) ? 1 : 0	sltu	t3,	t1,	t2
egister arithmetic	xor	rd,	rs1,	rs2	exclusive or	R	011 0011	100	000 0000	r[rd] = r[rs1] ^ r[rs2]	xor	t3,	t1,	t2
regi	srl	rd,	rs1,	rs2	shift right logical	R	011 0011	101	000 0000	r[rd] = r[rs1] >> r[rs2][4:0]	srl	t3,	t1,	t2
	sra	rd,	rs1,	rs2	shift right arithmetic	R	011 0011	101	010 0000	r[rd] = r[rs1] >>> r[rs2][4:0]	sra	t3,	t1,	t2
	or	rd,	rs1,	rs2	or	R	011 0011	110	000 0000	r[rd] = r[rs1] r[rs2]	or	t3,	t1,	t2
	and	rd,	rs1,	rs2	and	R	011 0011	111	000 0000	r[rd] = r[rs1] & r[rs2]	and	t3,	t1,	t2
	addi	rd,	rs1,	imm	add immediate	I	001 0011	000		r[rd] = r[rs1] + signext(imm)	addi	t2,	t1,	5
	slli	rd,	rs1,	shamt	shift left logical imm.	I	001 0011	001	000 0000	$r[rd] = r[rs1] \ll shamt$	sll	t2,	t1,	2
	slti	rd,	rs1,	imm	set less than imm.	I	001 0011	010		r[rd] = r[rs1] < signext(imm)	slti	t2,	t1,	5
etic	sltiu	rd,	rs1,	imm	set less than imm. uns.	I	001 0011	011		$r[rd] = r[rs1] <_u signext(imm)$	sltiu	t2,	t1,	5
immediate arithmetic	xori	rd,	rs1,	imm	exclusive or imm.	I	001 0011	100		$r[rd] = r[rs1] ^ signext(imm)$	xori	t2,	t1,	5
ate aı	srli	rd,	rs1,	shamt	shift right logical imm.	I	001 0011	101	000 0000	r[rd] = r[rs1] >> shamt	srl	t2,	t1,	2
nedi	srai	rd,	rs1,	shamt	shift right arith. imm.	I	001 0011	101	010 0000	r[rd] = r[rs1] >>> shamt	sra	t2,	t1,	2
<u>Ē</u>	ori	rd,	rs1,	imm	or immediate	I	001 0011	110		r[rd] = r[rs1] signext(imm)	ori	t2,	t1,	5
	andi	rd,	rs1,	imm	and immediate	I	001 0011	111		r[rd] = r[rs1] & signext(imm)	andi	t2,	t1,	5
	lui	rd,	imm		load upper imm.	U	011 0111			$r[rd] = {imm, 12'b0}$	lui	t1,	0xac	afe
	auipc	rd,	imm		add upper imm. to pc	U	001 0111			r[rd] = pc + {imm, 12'b0}	auipc	t1,	0xac	afe
	ΊЬ	rd,	, offset(rs1) load byte		load byte	I	000 0011	000		<pre>data = mem[r[rs1] + signext(imm)] r[rd] = signext(data[7:0])</pre>	lb	t2,	5(t1)
	lh	rd,	offs	et(rs1)	load half-word	I	000 0011	001		<pre>data = mem[r[rs1] + signext(imm)] r[rd] = signext(data[15:0])</pre>	lh	t2,	2(t1	.)
load	lw	rd,	offs	et(rs1)	load word	I	000 0011	010		<pre>r[rd] = mem[r[rs1] + signext(imm)]</pre>	lw	t2,	4(t1	.)
	lbu	rd,	offs	et(rs1)	load byte unsigned	I	000 0011	100		<pre>data = mem[r[rs1] + signext(imm)] r[rd] = zeroext(data[7:0])</pre>	lbu	t2,	5(t1	.)
	lhu	rd,	offs	et(rs1)	load half-word uns.	ı	000 0011	101		<pre>data = mem[r[rs1] + signext(imm)] r[rd] = zeroext(data[15:0])</pre>	lhu	t2,	2(t1	.)

R	funct7[6:0]	rs2[4:0]	rs1[4:0]	funct3[2:0]	rd[4:0]	opcode[6:0]	
	31 25	24 20	19 15	14 12	11 7	6 0	
ı	imm[1	1:0]	rs1[4:0]	funct3[2:0]	rd[4:0]	opcode[6:0]	
	31	20	19 15	14 12	11 7	6 0	
s	imm[11:5]	rs2[4:0]	rs1[4:0]	funct3[2:0]	imm[4:0]	opcode[6:0]	
	31 25	24 20	19 15	14 12	11 7	6 0	
В	imm[12 10:5]	rs2[4:0]	rs1[4:0]	funct3[2:0]	imm[4:1 11]	opcode[6:0]	
	31 25	24 20	19 15	14 12	11 7	6 0	
U		imm[3	1:12]		rd[4:0]	opcode[6:0]	
	31			12	11 7	6 0	
J		imm[20 10:1	11 19:12]		rd[4:0]	opcode[6:0]	
	31			12	11 7	6 0	

RISC-V RV32I Reference Card

	inst	operands	name	type	opcode	funct3	description	asm example		
	sb	rs2, offset(rs1)	store byte	S	010 0011	000	<pre>target = r[rs1] + signext(imm) mem[target] = r[rs2][7:0]</pre>	sb t2, 5(t1)		
store	sh	rs2, offset(rs1)	store half-word	S	010 0011	001	<pre>target = r[rs1] + signext(imm) mem[target] = r[rs2][15:0]</pre>	sh t2, 2(t1)		
	sw	rs2, offset(rs1)	store word	S	010 0011	010	<pre>target = r[rs1] + signext(imm) mem[target] = r[rs2]</pre>	sw t2, 4(t1)		
	beq	rs1, rs2, offset	branch if equal	В	110 0011	000	<pre>if (r[rs1] == r[rs2]) pc += signext({imm, 1'b0})</pre>	beq t2, t1, label if r1 == r2 go to label		
ے	bne	rs1, rs2, offset	branch if not equal	В	110 0011	001	<pre>if (r[rs1] != r[rs2]) pc += signext({imm, 1'b0})</pre>	bne t2, t1, label if r1 != r2 go to label		
al branc	blt	rs1, rs2, offset	branch if less than	В	110 0011	100	<pre>if (r[rs1] < r[rs2]) pc += signext({imm, 1'b0})</pre>	blt t2, t1, label if r1 < r2 go to label		
conditional branch	bge	rs1, rs2, offset	branch if greater than or equal to	В	110 0011	101	<pre>if (r[rs1] >= r[rs2]) pc += signext({imm, 1'b0})</pre>	bge t2, t1, label if r1 >= r2 go to label		
ď	bltu	rs1, rs2, offset	branch if less than unsigned	В	110 0011	110	<pre>if (r[rs1] <u +="signext({imm," 1'b0})<="" pc="" pre="" r[rs2])=""></u></pre>	bltu t2, t1, label if r1 <u go="" label<="" r2="" th="" to=""></u>		
	bgeu	rs1, rs2, offset	branch if greater than or equal to uns.	В	110 0011	111	<pre>if (r[rs1] >=u r[rs2]) pc += signext({imm, 1'b0})</pre>	bgeu t2, t1, label if $r1 >=_u r2$ go to label		
jump	jal	rd, offset	jump (to address) and link	J	110 1111		<pre>r[rd] = pc + 4 pc += signext({offset, 1'b0})</pre>	jal x1, label save pc in x1, go to label		
jun	jalr	rd, offset(rs1)	jump (to) register and link	I	110 0111		<pre>r[rd] = pc + 4 target = r[rs1] + signext(offset) pc = {target[31:1], 1'b0}</pre>	jalr x1, 16(s1) save pc in x1, go to addr s1 + 16		

ı		- inst[31]			inst[30:25]	inst[24:21]	[20]
	31			11	10 5	4 1	0
S		- inst[31]			inst[30:25]	inst[11:8]	[7]
	31			11	10 5	4 1	0
В	i	inst[31]		[7]	inst[30:25]	inst[11:8]	0
	31		12	11	10 5	4 1	0
U	[31] inst[30:20]	inst[19:12]				0	
	31 30 20	19	12	11			0
J	inst[31]	inst[19:12]		[20]	inst[30:25]	inst[24:21]	0
	31 20	19	12	11	10 5	4 1	0

#	name	description	#	name	description	#	name	description	#	name	description
×0	zero	constant value 0	x8	s0/fp	frame pointer	x16	a6	arguments	x24	s8	
x1	ra	return address	x9	s1	(callee) saved	x17	a7	arguments	x25	s9	(callee) saved
x2	sp	stack pointer	x10	a0	argaments)	x18	s2		x26	s10	
x 3	gp	global pointer	x11	a1		x19	s3		x27	s11	
x4	tp	thread pointer	x12	a2		x20	s4		x28	t3	
x5	t0	(II - ·· · · I)	x13	a3	arguments	x21	s5	(callee) saved	x29	t4	(caller saved)
x6	t1	(caller saved) temporaries	x14	a4	arguments	x22	s6		x30	t5	temporaries
x7	t2	comporance	x15	a5		x23	s7		x31	t6	
	caller saved							callee	saved	l	