M6 – Memory Hierarchy

Module Outline

- CPU Memory interaction
- Organization of memory modules
- Cache memory Mapping and replacement policies.

Stall the pipeline.


- Stall the pipeline.
- Steps on an I-Cache miss:


- Stall the pipeline.
- Steps on an I-Cache miss:
 - 1. Send the PC value to the memory.


- Stall the pipeline.
- Steps on an I-Cache miss:
 - 1. Send the PC value to the memory.
 - 2. Instruct main memory to perform a read and wait for the memory to complete its access.


- Stall the pipeline.
- Steps on an I-Cache miss:
 - 1. Send the PC value to the memory.
 - 2. Instruct main memory to perform a read and wait for the memory to complete its access.
 - 3. Fill the cache entry: write the data from memory into the cache block, fill the tag field from the address, turn the valid bit on.


- Stall the pipeline.
- Steps on an I-Cache miss:
 - 1. Send the PC value to the memory.
 - 2. Instruct main memory to perform a read and wait for the memory to complete its access.
 - 3. Fill the cache entry: write the data from memory into the cache block, fill the tag field from the address, turn the valid bit on.
 - 4. Restart the instruction execution at the first step, which will refetch the instruction, this time finding it in the cache.



























Hit Time








Miss Penalty



Hit Time, Miss Penalty



Average Memory Access Time = Hit Time + Miss rate \times Miss penalty

Stall Time

• 5GHz processor, cycle time = 0.2ns

- 5GHz processor, cycle time = 0.2ns
- Memory access time = 100ns = 500 cycles

- 5GHz processor, cycle time = 0.2ns
- Memory access time = 100ns = 500 cycles
- Ignoring memory access, Clocks Per Instruction (CPI) =

- 5GHz processor, cycle time = 0.2ns
- Memory access time = 100ns = 500 cycles
- Ignoring memory access, Clocks Per Instruction (CPI) = 1

- 5GHz processor, cycle time = 0.2ns
- Memory access time = 100ns = 500 cycles
- Ignoring memory access, Clocks Per Instruction (CPI) = 1
- What is the CPI including memory accesses?

- 5GHz processor, cycle time = 0.2ns
- Memory access time = 100ns = 500 cycles
- Ignoring memory access, Clocks Per Instruction (CPI) = 1
- What is the CPI including memory accesses?
- Assuming no memory data access:

- 5GHz processor, cycle time = 0.2ns
- Memory access time = 100ns = 500 cycles
- Ignoring memory access, Clocks Per Instruction
 (CPI) = 1
- What is the CPI including memory accesses?
- Assuming no memory data access:
 - CPI_{no-cache} = 1 + #stall cycles
 - -1 + 500 = 501

• Hit Rate = 0.95

- Hit Rate = 0.95
- L1 Access Time = 0.2 ns = 1 cycle

- Hit Rate = 0.95
- L1 Access Time = 0.2 ns = 1 cycle
- CPI_{with-cache} = 1 + #stall cycles

- Hit Rate = 0.95
- L1 Access Time = 0.2 ns = 1 cycle
- CPI_{with-cache} = 1 + #stall cycles
- #stall cycles = ?

- Hit Rate = 0.95
- L1 Access Time = 0.2 ns = 1 cycle
- CPI_{with-cache} = 1 + #stall cycles
- #stall cycles = ?
 - stall cycles = Miss Rate · Miss Penalty
 - $stall\ cycles = 0.05 \cdot 500 = 25$


Processor + Cache Performance

- Hit Rate = 0.95
- L1 Access Time = 0.2 ns = 1 cycle
- CPI_{with-cache} = 1 + #stall cycles
- #stall cycles = ?
 - stall cycles = Miss Rate · Miss Penalty
 - $stall\ cycles = 0.05 \cdot 500 = 25$
- $CPI_{with-cache} = 26$


Processor + Cache Performance

- Hit Rate = 0.95
- L1 Access Time = 0.2 ns = 1 cycle
- CPI_{with-cache} = 1 + #stall cycles
- #stall cycles = ?
 - stall cycles = Miss Rate · Miss Penalty
 - $stall cycles = 0.05 \cdot 500 = 25$
- $CPI_{with-cache} = 26$
- Increase in performance = 501/26 = 19.3

 cache hit – An access where the data is found in the cache.



- cache hit An access where the data is found in the cache.
- cache miss -- an access which isn't



- cache hit An access where the data is found in the cache.
- cache miss -- an access which isn't
- hit time -- time to access the cache
- miss penalty -- time to move data from lower level to upper, then to cpu

hit rate -- percentage of cache hits

- hit rate -- percentage of cache hits
- miss rate -- (1 hit rate)

 cache block size or cache line size -- the amount of data that gets transferred on a cache miss.

- instruction cache -- cache that only holds instructions.
- data cache -- cache that only caches data.

CPU time =

CPU time = (CPU execution clock cycles × Clock cycle time

CPU time = (CPU execution clock cycles + Memory-stall clock cycles)
× Clock cycle time

CPU time = (CPU execution clock cycles + Memory-stall clock cycles)
× Clock cycle time

Memory-stall clock cycles =

CPU time = (CPU execution clock cycles + Memory-stall clock cycles)
× Clock cycle time

$$Memory-stall\ clock\ cycles = \frac{Memory\ accesses}{Program} \times Miss\ rate \times Miss\ penalty$$

 Assume the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. If a processor has a CPI of 2 without any memory stalls and the miss penalty is 100 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%.

Average memory stall cycles for (a) Instruction Cache (b) Data Cache?

- Primary cache attached to CPU
 - Small, but fast

- Primary cache attached to CPU
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory

- Primary cache attached to CPU
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- Main memory services L-2 cache misses

- Primary cache attached to CPU
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- Main memory services L-2 cache misses
- Some high-end systems include L-3 cache

Multilevel Cache Example

Given

- CPU base CPI = 1, clock rate = 4GHz
- Miss rate/instruction = 2%
- Main memory access time = 100ns

Multilevel Cache Example

- Given
 - CPU base CPI = 1, clock rate = 4GHz
 - Miss rate/instruction = 2%
 - Main memory access time = 100ns
- With just primary cache
 - Miss penalty =
 - Effective CPI =

Multilevel Cache Example

Given

- CPU base CPI = 1, clock rate = 4GHz
- Miss rate/instruction = 2%
- Main memory access time = 100ns
- With just primary cache
 - Miss penalty = 100 ns/0.25 ns = 400 cycles
 - Effective CPI = $1 + 0.02 \times 400 = 9$

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty =

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss

_

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss
 - Extra penalty =

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss
 - Extra penalty = 400 cycles
- CPI =

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss
 - Extra penalty = 400 cycles
- CPI = $1 + 0.02 \times 20 + 0.005 \times 400 = 3.4$
- Performance ratio =

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss
 - Extra penalty = 400 cycles
- CPI = $1 + 0.02 \times 20 + 0.005 \times 400 = 3.4$
- Performance ratio = 9/3.4 = 2.6

Primary cache

• L-2 cache

Results

_

_

- Primary cache
 - Focus on minimal hit time
- L-2 cache
 - _
 - ___
- Results
 - _
 - _

- Primary cache
 - Focus on minimal hit time
- L-2 cache
 - Focus on low miss rate to avoid main memory access
 - Hit time has less overall impact
- Results

_

_

- Primary cache
 - Focus on minimal hit time
- L-2 cache
 - Focus on low miss rate to avoid main memory access
 - Hit time has less overall impact
- Results
 - L-1 cache usually smaller than a single cache
 - L-1 block size smaller than L-2 block size

Memory Hierachy – Recap

What programmers want: Unlimited amounts of memory with low latency

Memory Hierachy – Recap

- What programmers want: Unlimited amounts of memory with low latency
 - Reality: Memory latency is huge
 - Reality: Fast memory technology is more expensive per bit than slower memory

Memory Hierachy – Recap

 Solution: organize memory system into a hierarchy


__

Memory Hierachy – Recap


- Solution: organize memory system into a hierarchy
 - Entire addressable memory space available in largest, slowest memory
 - Incrementally smaller and faster memories, each containing a subset of the memory below it

Memory Hierarchy Levels

• Block (aka line): unit of copying




Memory Hierarchy Levels




- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses


Memory Hierarchy Levels





- If accessed data is absent
 - Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses
 - = 1 hit ratio
 - Then accessed data supplied from upper level

Speed	Processor	Size	Cost (\$/bit)	Current technology
Fastest	Memory	Smallest	Highest	SRAM
	Memory			DRAM
Slowest	Memory	Biggest	Lowest	Magnetic disk









Memory Hierarchy – Other Topics

- Main Memory, DRAM
- Virtual Memory
- Non-Volatile Memory
- Persistent NVM

Module Outline

- CPU Memory interaction
- Organization of memory modules
- Cache memory Mapping and replacement policies.