Simplified View of Memory

A Quick Look

The Instruction Example

$$a = b + c;$$

What are a, b, and c?

The Instruction Example


- What are a, b, and c?
- They identify unique locations in Memory
 - Addresses


Simplified View of Memory


Memory stores bits


Simplified View of Memory

- Memory stores bits
- What operations can a memory perform?
 - Read and Write









Memory Capacities

- 1 KB of memory
- How many bytes in
- KB =
- MB =
- GB =
- PB =
- EB =

Memory Capacities

- 1 KB of memory
- How many bytes in
- $KB = 1024 = 2^{10}$ Bytes
- MB = 1024 KB= 2²⁰ Bytes
- GB = 1024 MB = 2³⁰ Bytes
- TerraByte = 1024 GB = 240 Bytes
- PetaByte = 1024 TB = 2⁵⁰ Bytes
- ExaByte = 1024 PB = 260 Bytes
- ZetaByte = 1024 EB = 270 Bytes
- YotaByte = 1024 ZB = 280 Bytes

• 1 KB = 1024 Bytes = 2¹⁰ Bytes


- 1 KB = 1024 Bytes = 2¹⁰ Bytes
- Each byte has an address

- 1 KB = 1024 Bytes = 2¹⁰ Bytes
- Each byte has an address
- First Address = 0; Last address = 1023

- 1 KB = 1024 Bytes = 2¹⁰ Bytes
- Each byte has an address
- First Address = 0; Last address = 1023
- No. of bits in the address
 - log₂ Size
 - $-\log_2 1024 = 10$ bits


Simplified 1KB Memory

- 1 KB = 1024 Bytes = 2¹⁰ Bytes
- 10 bit address



Simplified 1KB Memory


- 1 KB = 1024 Bytes = 2¹⁰ Bytes
- 10 bit address



Byte No. 0000000000


Simplified 1KB Memory

- 1 KB = 1024 Bytes = 2¹⁰ Bytes
- 10 bit address



Simplified Memory

Recall: Instructions and Data reside in the memory




Simplified Memory

Recall: Instructions and Data reside in the memory


Simplified Memory

Recall: Instructions and Data reside in the memory




Simplified Program Memory

- Instructions and Data reside in the memory
- Assume each of a, b, c are 4 Bytes




Simplified Program Memory

- Instructions and Data reside in the memory
- Assume each of a, b, c are 4 Bytes



If Instructions and data occupy equal bytes in the memory, What are the addresses of a, b, and c?


 Address range = 0 to 1023 Bytes = 1024 Bytes



Address range = 0 to 1023 Bytes = 1024
 Bytes

Instructions are in 512B; Data fills the rest of

the 512B




Address range = 0 to 1023 Bytes = 1024
 Bytes

Instructions are in 512B; Data fills the rest of

the 512B

Instructions Address
 Range = 0 to 511 =
 0 to 11111111 =
 0x000 to 0x1FF




Address range = 0 to 1023 Bytes = 1024
 Bytes

Instructions are in 512B; Data fills the rest of


the 512B

Instructions Address
 Range = 0 to 511 =
 0 to 11111111 =
 0x000 to 0x1FF


Data Address range
 = 0x200 to 0x3FF




Address of first variable = 512; second variable
 = 512+4; third variable = 512+8; and so on.



- Address of first variable = 512; second variable
 = 512+4; third variable = 512+8; and so on.
- Address of first variable = 0x200; second variable = 0x200+4; third variable = 0x200+8; and so on.
- What is the address of the 10th variable?



- Address of first variable = 512; second variable
 = 512+4; third variable = 512+8; and so on.
- Address of first variable = 0x200; second variable = 0x200+4; third variable = 0x200+8; and so on.



Variable	Decimal Address	
1	512	0x200 + 0
2	512 + 4 = 516	0x200 + 1*4
3	512 + 8 = 520	0x200 + 2*4
j th	512 + (i-1)*4	0x200 + (i-1)*4

Variable	Decimal Address	
1	512	0x200 + 0
2	512 + 4 = 516	0x200 + 1*4
3	512 + 8 = 520	0x200 + 2*4
j th	512 + (i-1)*4	0x200 + (i-1)*4

• The address 512 (0x200) is called the Base Address (B)

Variable	Decimal Address	
1	512	0x200 + 0
2	512 + 4 = 516	0x200 + 1*4
3	512 + 8 = 520	0x200 + 2*4
j th	512 + (i-1)*4	0x200 + (i-1)*4

- The address 512 (0x200) is called the Base Address (B)
- *i* is the index; *i* ranges from (0, ..., n-1); Total elements = n.

Variable	Decimal Address	
1	512	0x200 + 0
2	512 + 4 = 516	0x200 + 1*4
3	512 + 8 = 520	0x200 + 2*4
j th	512 + (i-1)*4	0x200 + (i-1)*4

- The address 512 (0x200) is called the Base Address (B)
- *i* is the index; *i* ranges from (0, ..., n-1); Total elements = n.
- The ith variable can be accessed at address

 $Address_i = BaseAddress + i * VariableSize$

Variable	Decimal Address	
1	512	0x200 + 0
2	512 + 4 = 516	0x200 + 1*4
3	512 + 8 = 520	0x200 + 2*4
j th	512 + (i-1)*4	0x200 + (i-1)*4

- The address 512 (0x200) is called the Base Address (B)
- i is the index; i ranges from (0, ..., n-1); Total elements = n.
- The ith variable can be accessed at address

 $Address_i = BaseAddress + i * VariableSize$

Where can such a scheme be useful?

Assembly Code revisited


Load R1, b Load R2, c Add R3, R1, R2 Store R3, a Memory expects an address
a, b, and c have to be converted
to their corresponding addresses!
Compiler populates and maintains
a table with this info.


Assembly Code revisited

Load R1, b
Load R2, c
Add R3, R1, R2
Store R3, a


Memory expects an address
a, b, and c have to be converted
to their corresponding addresses!
Compiler populates and maintains
a table with this info.

 Address calculation and maintenance is one of the jobs of the Compiler






R4 contains the Address of variable 'b'



- R4 contains the Address of variable 'b'
- 0(R4): Address = [R4 + 0]




- Would these instructions work?
 - Id R1, R4
 - Id R1, (R4)

Simple and elegant ISA

- Simple and elegant ISA
- One of the first RISC ISAs

CISC vs. RISC

Instruction Sizes



CISC vs. RISC

ADD R3, R1, (R2)

Simple Architecture (1980s)


- IBM 801, Berkely RISC Processor, and Stanford MIPS
- Simple load-store architecture
- Fixed-format 32-bit instructions
- Efficient pipelining
- Reduced Instruction Set Computers (RISC)

- Simple and elegant ISA
- One of the first RISC ISAs
- Influenced a whole revolution in the processor industry

- Simple and elegant ISA
- One of the first RISC ISAs
- Influenced a whole revolution in the processor industry
- Entire ISA at the back of the textbook

- Simple and elegant ISA
- One of the first RISC ISAs
- Influenced a whole revolution in the processor industry
- Entire ISA at the back of the textbook
- Use the simulator SPIM (xspim, qtspim) for simulating MIPS assembly programs

Accurate Code




Accurate MIPS Code

Load R1, b
Load R2, c
Add R3, R1, R2
Store R3, a

Ia \$t0, b
Ia \$t1, c
Ia \$t2, a
Id \$t3, 0(\$t0)
Id \$t4, 0(\$t1)
add \$t5, \$t3, \$t4
st \$t5, 0(\$t2)

Instruction Memory




Special Registers for Instructions

- The instruction to be executed should be present inside the processor
 - Instruction Register

Special Registers for Instructions

- The instruction to be executed should be present inside the processor
 - Instruction Register
- Program Counter keeps track of the next instruction to be executed

The Computer System




Datapath and Control Unit

- Datapath: Components in which instructions and data are handled in a processor
 - Register file, ALU, Special registers, ...

Datapath and Control Unit

- Datapath: Components in which instructions and data are handled in a processor
 - Register file, ALU, Special registers, ...
- Control Unit: Manages these components
 - Ensures correct execution of the instruction

Control Unit – Example Use



Computer System

