The MIPS Processor Datapath

Module Outline

- MIPS datapath implementation
 - Register File, Instruction memory, Data memory
- Instruction interpretation and execution.
- Combinational control
- Assignment: Datapath design and Control Unit design using SystemC.

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element

_

State (sequential) elements

_

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information


Combinational Elements

AND-gate


$$-Y=A&B$$

$$\frac{A}{B}$$
 Y


- Multiplexer
 - Y = S ? I1 : I0



Adder




- Arithmetic/Logic Unit
 - Y = F(A, B)




- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1



- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later

- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later




 Combinational logic transforms data during clock cycles

_


- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element

_

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element



- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period



Datapath

_

- Datapath
 - Elements that process data and addresses in the CPU

lacktriangle

- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, muxes, memories, ...

- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, muxes, memories, ...
- We will build a MIPS datapath incrementally

A Basic MIPS Implementation

- Memory-reference instructions Load Word (lw) and Store Word (sw)
- ALU instructions add, sub, AND, OR and slt
- Branch on equal (beq)

Instruction Fetch

- Instruction Fetch
- Instruction Decode/Register Fetch

- Instruction Fetch
- Instruction Decode/Register Fetch
- Execute
 - ALU
 - Effective Address Calculation

- Instruction Fetch
- Instruction Decode/Register Fetch
- Execute
 - ALU
 - Effective Address Calculation
- Memory Access

- Instruction Fetch
- Instruction Decode/Register Fetch
- Execute
 - ALU
 - Effective Address Calculation
- Memory Access
- Write back (Update RF)


Read Program Counter

- Read Program Counter
- Fetch instruction from Instruction memory pointed to by the PC


- Read Program Counter
- Fetch instruction from Instruction memory pointed to by the PC
- Increment PC

Instruction Fetch – Elements

Instruction Fetch – Elements



Instruction Fetch



ALU Instructions – Operations

ALU Instructions – Operations


- Read R2 and R3 from Register file
 - Send 2 and 3 to RF
 - RF reads contents of R2 and R3


ALU Instructions – Operations


- Read R2 and R3 from Register file
 - Send 2 and 3 to RF
 - RF reads contents of R2 and R3
- Add contents of R2 and R3 in the ALU

ALU Instructions – Operations

- Read R2 and R3 from Register file
 - Send 2 and 3 to RF
 - RF reads contents of R2 and R3
- Add contents of R2 and R3 in the ALU
- Feed the sum output to the RF; Ask it to write into R1








ALU Operations – Datapath

ALU Operations – Datapath

How will the design change for ADDI?

ALU Operations – Datapath




- Calculate full address
 - Sum of -8 (offset) and contents of R2 (base)
 - Size of offset? Size of contents of R2?

- Calculate full address
 - Sum of -8 (offset) and contents of R2 (base)
 - Size of offset? Size of contents of R2?
- Send the address to Data memory

- Calculate full address
 - Sum of -8 (offset) and contents of R2 (base)
 - Size of offset? Size of contents of R2?
- Send the address to Data memory
- DM reads out the contents of Mem[R2+(-8)]


- Calculate full address
 - Sum of -8 (offset) and contents of R2 (base)
 - Size of offset? Size of contents of R2?
- Send the address to Data memory
- DM reads out the contents of Mem[R2+(-8)]
- Feed the value from memory to the RF; Ask it to write the value into R1


Loads and Stores – Elements





LW R1, -8(R2)


Memory and R-type Instructions




































Control Signals:





Control Signals: RegWrite=0; ALUSrc=1; ALUoperation=ADD; MemRead=0;MemWrite=1; MemToReg=X;


















Control Signals:



MemRead=X;MemWrite=X; MemToReg=0;

BEQ – Actions

- Read R1 and R2 from Register file
 - Send 1 and 2 to RF
 - RF reads contents of R1 and R2


- Read R1 and R2 from Register file
 - Send 1 and 2 to RF
 - RF reads contents of R1 and R2
- Send to ALU; Ask it to Subtract

- Read R1 and R2 from Register file
 - Send 1 and 2 to RF
 - RF reads contents of R1 and R2
- Send to ALU; Ask it to Subtract
- Read out Zero flag from ALU

- Read R1 and R2 from Register file
 - Send 1 and 2 to RF
 - RF reads contents of R1 and R2
- Send to ALU; Ask it to Subtract
- Read out Zero flag from ALU
- If Z flag == 0; then PC = (PC + 4) 16


- Read R1 and R2 from Register file
 - Send 1 and 2 to RF
 - RF reads contents of R1 and R2
- Send to ALU; Ask it to Subtract
- Read out Zero flag from ALU
- If Z flag == 0; then PC = (PC + 4) 16
- Else if Z flag == 1; then PC = PC + 4

Branches – Elements





BEQ R1, R2, LABEL ► BEQ R1, R2, -16


Branches – Elements





The MIPS Datapath



























MIPS Datapath and Control Lines



Module Outline


- MIPS datapath implementation
 - Register File, Instruction memory, Data memory
- Instruction interpretation and execution.
- Combinational control
- Assignment: Datapath design and Control Unit design using SystemC.

Backup

ALU Instructions

 ALU instructions (R type), Memory Transfer (effective address calculation), Branches (BEQ)


R-type



OP rd, rs, rt

op: Opcode (class of instruction). Eg. ALU funct: Which subunit of the ALU to activate?

I-type



OP rt, rs, IMM


ALU Instructions

- ALU instructions (R type), Memory Transfer (effective address calculation), Branches (BEQ)
- Identified by Opcode fields and Funct fields

ALU Instructions

 ALU instructions (R type), Memory Transfer (effective address calculation), Branches (BEQ)


R-type



OP rd, rs, rt

op: Opcode (class of instruction). Eg. ALU funct: Which subunit of the ALU to activate?

I-type



OP rt, rs, IMM