

1. Against each of the following design tasks, state whether the task is an Organizational challenge or an Architectural task. (Write “A” or “O” against the task). (3)

Design Decision/Task/Challenge	O/A
Support for the XNOR instruction in the processor.	A
Completing a cache access under 2.0 ns.	O
Design a new processor to support the IA-32 ISA.	A
Support for the base-index addressing mode.	A
The next generation processor should use a special register -“Accumulator” to store the result of every ALU operation.	A
Decision to build a 64 bit adder using 2 32bit adders or using 4 16 bit adders.	O

2. Write the equivalent assembly code for the following two high level language statements. Bear in mind that the ALU can only receive two inputs and produce one output. (2)

a = b + c;
d = b + c + a;

Equivalent assembly code is as follows

```
la R1, b
la R2, c
add R3, R1, R2
la R5, a
st R3, 0(R5)
add R4, R3, R3
la R6, d
st R4, 0(R6)
```

3. The size of an address to a memory is 16 bits. The size of the memory is _____64KB_____. (1)

4. A system has 1 GB of memory. During a program execution, the first 1/4 portion of the memory is used to hold the instructions and the rest to hold the data. (3)

(a) The address range for Instructions is : 0x00000000 to 0x19999999

(b) The address range for Data is : 0x1999999A to 0x3FFFFFFF

(c) Your program declares an array of double precision floating point numbers (double A[100];). The address of the A[12] is: 0x1999999A+96

5. A processor executes one instruction in 3 clock cycles. A program containing 1.5 Million instructions completes in 1.8 ms. What is the processor's operating frequency (2)?

Clock cycles for one instruction=3.

Clock cycles for 1.5 Million instructions=
=4.5

4.5 cycles completes in 1.8ms.

1 cycle completes in _____

=0.4ns

Processor's operating frequency=_____

=2.5GHz

Processor's operating frequency=2.5GHz

6. Identify the input and the output operands in the following instructions: (3)

Instruction	Input Operands	Output operands
ADD R1, R2, R3	R2, R3	R1
LOAD R4, 0(R5)	[0+R5]	R4
STORE R6, 0(R7)	R6	[0+R7]

7. Base address of the array A is present in \$s2. Contents of the variable h is in \$s3. Write the MIPS equivalent code for: $A[12] = h + A[8]$;

```
lw      $t0, 32($s2)    # Temporary reg $t0 gets A[8]
add     $t0, $s3, $t0    # Temporary reg $t0 gets h + A[8]
sw      $t0, 48($s2)    # Stores h + A[8] back into A[12]
```

8. Convert 16 bit binary versions of +2 and -2 into 32 bit 2s complement binary numbers.

The 16-bit binary version of the number 2 is

$0000\ 0000\ 0000\ 0010_{\text{two}} = 2_{\text{ten}}$

It is converted to a 32-bit number by making 16 copies of the value in the most significant bit (0) and placing that in the left -hand half of the word.