M1 – Computers and Data

Outline

- Components of the System
- Instructions
- Architecture vs. Organization
- The Compute Stack

Computer

- Programs
 - Instructions and Data

Computer

- Programs
 - Instructions and Data
- Computer: An electronic device which is capable of receiving information (data) and performing a sequence of operations defined by instructions (program) to produce a result in the form of information

- Tasks that a processor can execute
 - eg. add, mul, beq, load, store, call, ...

- Tasks that a processor can execute
 - eg. add, mul, beq, load, store, call, ...
- Defined in the "Instruction Set Architecture (ISA)"

- Tasks that a processor can execute
 - eg. add, mul, beq, load, store, call, ...
- Defined in the "Instruction Set Architecture (ISA)"
- Several ISAs exist
 - ARM, x86, POWER, MIPS, ...

• Which instructions to implement?

- Which instructions to implement?
- Desktop publishing vs. Gaming
 - Integer operations vs. Floating point operations

- Which instructions to implement?
- Desktop publishing vs. Gaming
 - Integer operations vs. Floating point operations
- Database program vs. Video processing
 - I/O processing vs. Floating point operations

- Which instructions to implement?
- Desktop publishing vs. Gaming
 - Integer operations vs. Floating point operations
- Database program vs. Video processing
 - I/O processing vs. Floating point operations
- Some fundamental instructions exist
 - Arithmetic, Logic, Memory transfer, Control statements, Priviliged instructions, ...

$$a = b + c$$
;

 Compiler converts a=b+c into a list of tasks the processor can accomplish

$$a = b + c$$
;

- Compiler converts a=b+c into a list of tasks the processor can accomplish
- Inputs: **b** and **c**. Output: **a**. Operation: addition.

$$a = b + c$$
;


- Compiler converts a=b+c into a list of tasks the processor can accomplish
- Inputs: b and c. Output: a. Operation: addition.
- Addition operations is performed in the Processor
 - Arithmetic and Logic Unit

a = b + c;


- Compiler converts a=b+c into a list of tasks the processor can accomplish
- Inputs: b and c. Output: a. Operation: addition.
- Addition operations is performed in the Processor
 - Arithmetic and Logic Unit
- a, b, and c are in the Memory
 - Assume: they have to be inside the procesaddition to begin

Minor Detour - Memory

The Program in Memory Simplified View




The Program in Memory Simplified View




a, b, and c identify unique locations in program memory!

More details later!


a = b + c;



$$a = b + c$$
;




$$a = b + c$$
;




(1) Processor requests for value at location 'b' from memory


$$a = b + c$$
;



- (1) Processor requests for value at location 'b' from memory
- (2) Memory sends value at location 'b' to the processor




- (1) Processor requests for value at location 'b' from memory
- (2) Memory sends value at location 'b' to the processor




- (1) Processor requests for value at location 'b' from memory
- (2) Memory sends value at location 'b' to the processor

$$a = b + c$$
;



Add values from 'b' and 'c'




Processor sends the sum to memory to put in location 'a'

$$a = b + c$$
;

- Load value from memory location b
- Load value from memory location c
- Add these values
- Store sum into memory location 'a'

Load and Store are memory transfer operations. Add is an ALU operation



- Load value from memory location b
- Load value from memory location c
- Add these values
- Store sum into memory location 'a'

```
a = b + c;
d = b + c + a;
f = d + a + e;
```


- List the fundamental tasks.
- Observations?
- Can you improve on the design?

```
a = b + c;
d = b + c + a;
f = d + a + e;
```


- Loads are repeated b, c, a.
- Store and Load pairs a, d.

```
a = b + c;
d = b + c + a;
f = d + a + e;
```


- Loads are repeated b, c, a.
- Store and Load pairs a, d.
- Eliminate repetitive/redundant operations
 - Store intermediate results
 - Register File (RF)




Fast storage for quick access by the processor




- Fast storage for quick access by the processor
- Small number of data elements Eg. 32.
- Accessed as registers R0, R1, R2, ... R31.




- Fast storage for quick access by the processor
- Small number of data elements Eg. 32.
- Accessed as registers R0, R1, R2, ... R31.
- "load from memory into the processor" = "fetch data from memory and write into Register File"




- Fast storage for quick access by the processor
- Small number of data elements Eg. 32.
- Accessed as registers R0, R1, R2, ... R31.
- "load from memory into the processor" = "fetch data from memory and write into Register File"
- Loaded values go in the RF; Results of computations go into the RF; Values from RF can be stored into memory





- Load value from memory location b into R1
- Load value from from memory location c into R2
- Add contents of R1 and R2 and save the sum into R3
- Store contents of R3 into memory location 'a'

The Computer System




 Expression of high level language statements as their fundamental tasks

- Expression of high level language statements as their fundamental tasks
- 1-to-1 mapping to the binary code

- Expression of high level language statements as their fundamental tasks
- 1-to-1 mapping to the binary code
- ISA list of instructions implemented in the processor

- Expression of high level language statements as their fundamental tasks
- 1-to-1 mapping to the binary code
- ISA list of instructions implemented in the processor
- Specific to a processor



- Also called "Architecture"
- Informally, a list of capabilities of the processor

- Also called "Architecture"
- Informally, a list of capabilities of the processor
 - What operations are supported by this processor?

- Also called "Architecture"
- Informally, a list of capabilities of the processor
 - What operations are supported by this processor?
 - What kind of data does the operation act on?

- Also called "Architecture"
- Informally, a list of capabilities of the processor
 - What operations are supported by this processor?
 - What kind of data does the operation act on?
 - Where does the data for the operation come from?

- Also called "Architecture"
- Informally, a list of capabilities of the processor
 - What operations are supported by this processor?
 - What kind of data does the operation act on?
 - Where does the data for the operation come from?
 - Which types of data are valid for an operation.

- Also called "Architecture"
- Defines instructions (operations) the processor implements (supports)
- Input operands number, size, type
- Input from Memory or from Registers
- Data Representation Types/Sizes

 Operation: ADD. Input operands: R1, R2. Output Operand: R3

- Operation: ADD. Input operands: R1, R2. Output Operand: R3.
- Both input operands are 32b signed integers (R1 and R2)
 - vs. ADDU, ADDI, ADDIU

- Operation: ADD. Input operands: R1, R2. Output Operand: R3.
- Both input operands are 32b signed integers (R1 and R2)
 - vs. ADDU, ADDI, ADDIU
- Both input operands come from the Register File

- Operation: ADD. Input operands: R1, R2. Output Operand: R3.
- Both input operands are 32b signed integers (R1 and R2)
- Both input operands come from the Register File
- Processor contains hardware to feed the ALU from the RF

- Operation: ADD. Input operands: R1, R2. Output Operand: R3.
- Both input operands are 32b signed integers (R1 and R2)
- Both input operands come from the Register File
- Processor contains hardware to feed the ALU from the RF
- ALU contains hardware to add two numbers (Adder)

- Operation: ADD. Input operands: R1, R2. Output Operand: R3.
- Both input operands are 32b signed integers (R1 and R2)
- Both input operands come from the Register File
- Processor contains hardware to feed the ALU from the RF
- ALU contains hardware to add two numbers (Adder)
- Processor contains hardware to connect the ALU to update the RF with the result

Also called Microarchitecture


- Also called Microarchitecture
- Several Adder circuits exist
 - Each with different gate counts and costs

- Also called Microarchitecture
- Several Adder circuits exist
 - Each with different gate counts and costs
- Choosing one adder that fits the space and cost constraints is an organization challenge

- Also called Microarchitecture
- Several Adder circuits exist
 - Each with different gate counts and costs
- Choosing one adder that fits the space and cost constraints is an organization challenge
- Informally, Organization is the way a given ISA is implemented in hardware on a processor

- Also called Microarchitecture
- Several Adder circuits exist
 - Each with different gate counts and costs
- Choosing one adder that fits the space and cost constraints is an organization challenge
- Informally, Organization is the way a given ISA is implemented in hardware on a processor
- Architecture describes what the computer does and organization describes how it does it.

Application



Application

Algorithm

Application

Algorithm

Programming Language

Application

Algorithm

Programming Language

Operating System/Virtual Machines

Application

Algorithm

Programming Language

Operating System/Virtual Machines

Devices

Application

Algorithm

Programming Language

Operating System/Virtual Machines

Circuits

Devices

Application

Algorithm

Programming Language

Operating System/Virtual Machines

Gates

Circuits

Devices

Application

Algorithm

Programming Language

Operating System/Virtual Machines

Instruction Set Architecture

Organization/Microarchitecture

Register-Transfer Level

Gates

Circuits

Devices

Memory Detour