




Module Outline

- Why Pipeline?
 - How to pipeline?
- Speedup of the pipeline
- Pipelined datapath
 - Execution of instructions
 - Pipeline Timing diagram
- Dependences, Hazards
 - Structural, Data, Control
 - Stalling, Forwarding
- Branch prediction


The Processor Datapath









Instruction Fetch (IF)




ID: Instruction decode/ Register file read



EX: Execution/ Address Calculation




MEM: Memory Access



WB: Write Back

Pipeline Stages





Instruction Fetch (IF)

ID: Instruction decode/ Register file read EX: Execution/ Address Calculation MEM: Memory
Access

WB: Write Back

Datapath – Observations


- During IF, other hardware are not utilized
 - During one stage, other stages lie idle

Datapath – Observations

- During IF, other hardware are not utilized
 - During one stage, other stages lie idle
- Improve hardware utilization
 - The entire datapath should be busy


Clock Cycle

- Clock is a special signal to hardware
- A well defined indication for event start and complete.




Clock Cycle

- Clock is a special signal to hardware
- A well defined indication for event start and complete.




Clock Cycle

- Clock is a special signal to hardware
- A well defined indication for event start and complete.






Flip Flop Waveforms



Pipelined Datapath




Register file read

Instruction Fetch (IF)

EX: Execution/ Address Calculation Access

WB: Write Back

Pipelined Datapath



Execution Sequence

```
      Tw
      $10, 20($1)

      sub
      $11, $2, $3

      add
      $12, $3, $4

      Tw
      $13, 24($1)

      add
      $14, $5, $6
```

```
      lw
      $10, 20($1)

      sub
      $11, $2, $3

      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```

Time (clock cycles)



```
      lw
      $10, 20($1)


      sub
      $11, $2, $3

      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```

Time (clock cycles)



```
      lw
      $10, 20($1)

      sub
      $11, $2, $3


      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```

Typ 5+XTC





add

```
      lw
      $10, 20($1)

      sub
      $11, $2, $3

      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```

Time (clock cycles)




```
      lw
      $10, 20($1)

      sub
      $11, $2, $3

      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```




```
      lw
      $10, 20($1)

      sub
      $11, $2, $3

      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```



```
      lw
      $10, 20($1)


      sub
      $11, $2, $3

      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```






```
      lw
      $10, 20($1)

      sub
      $11, $2, $3

      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```



```
      lw
      $10, 20($1)


      sub
      $11, $2, $3


      add
      $12, $3, $4

      lw
      $13, 24($1)

      add
      $14, $5, $6
```









- Ratio of execution times between the two?
 - For 10⁶ instructions?


- Ratio of execution times between the two?
 - For 10⁶ instructions?
- Pipelining increases the instruction throughput opposed to individual instruction execution time.

- Ratio of execution times between the two?
 - For 10⁶ instructions?
- Pipelining increases the instruction throughput opposed to individual instruction execution time.









Speedup of the Pipeline

• The speedup of a k stage pipelined processor over an unpipelined processor

$$S_{k} = \frac{T_{unpipelined}}{T_{pipelined}} = \frac{n \cdot k}{k + (n-1)}$$

number of instructions in the program.
number of pipeline stages

Module Outline

- Why Pipeline?
 - How to pipeline?
- Speedup of the pipeline
- Pipelined datapath
 - Execution of instructions
 - Pipeline Timing diagram
- Dependences, Hazards
 - Structural, Data, Control
 - Stalling, Forwarding
- Branch prediction