


The Pipeline

Module Outline


- Why Pipeline?
 - How to pipeline?
- Speedup of the pipeline
- Pipelined datapath
 - Execution of instructions
 - Pipeline Timing diagram
- Dependences, Hazards
 - Structural, Data, Control
 - Stalling, Forwarding
- Branch prediction

R_s, R_r, R_d


The Processor Datapath



Execution and Timing – Loads




Execution and Timing – Loads




Instruction Fetch (IF)

Execution and Timing – Loads




**ID: Instruction decode/
Register file read**

Execution and Timing – Loads




**EX: Execution/
Address Calculation**

Execution and Timing – Loads




MEM: Memory Access

Execution and Timing – Loads



Pipeline Stages

utilization



Datapath – Observations


- During IF, other hardware are not utilized
 - During one stage, other stages lie idle

Datapath – Observations

- During IF, other hardware are not utilized
 - During one stage, other stages lie idle
- Improve hardware utilization
 - The entire datapath should be busy


Clock Cycle

- Clock is a special signal to hardware
- A well defined indication for event start and complete.




Clock Cycle

- Clock is a special signal to hardware
- A well defined indication for event start and complete.





Clock Cycle

- Clock is a special signal to hardware
- A well defined indication for event start and complete.




liquid crystal
oscillators

Flip Flop Waveforms



D-FF




$$1c = 2 \frac{1ns}{5} \Rightarrow 1c = 200ps * 5$$

$$8(200ps)$$

$$Tc = 220ps$$

$$CPI = 1.0$$

Pipelined Datapath



Instruction Fetch (IF)


ID: Instruction decode/
Register file read

EX: Execution/
Address Calculation

MEM: Memory
Access

WB: Write
Back

Pipelined Datapath



Execution Sequence

lw	\$10, 20(\$1)
sub	\$11, \$2, \$3
add	\$12, \$3, \$4
lw	\$13, 24(\$1)
add	\$14, \$5, \$6

Execution Sequence – Non pipelined

lw	\$10, 20(\$1)
sub	\$11, \$2, \$3
add	\$12, \$3, \$4
lw	\$13, 24(\$1)
add	\$14, \$5, \$6


Time (clock cycles)



Execution Sequence – Non pipelined

```
lw      $t0, 20($t1)
sub     $t1, $t2, $t3
add     $t2, $t3, $t4
lw      $t3, 24($t1)
add     $t4, $t5, $t6
```

Time (clock cycles) →




Execution Sequence – Non pipelined

lw	\$10, 20(\$1)
sub	\$11, \$2, \$3
add	\$12, \$3, \$4
lw	\$13, 24(\$1)
add	\$14, \$5, \$6


$$T_{np} = \underline{\underline{5 * IC}}$$

Time (clock cycles) →




Execution Sequence – Pipelined

```
lw      $t0, 20($t1)
sub      $t1, $t2, $t3
add      $t2, $t3, $t4
lw      $t3, 24($t1)
add      $t4, $t5, $t6
```




Execution Sequence – Pipelined

```
lw      $t0, 20($t1)
sub      $t1, $t2, $t3
add      $t2, $t3, $t4
lw      $t3, 24($t1)
add      $t4, $t5, $t6
```



Execution Sequence – Pipelined


```
lw    $t0, 20($t1)
sub    $t1, $t2, $t3
add    $t2, $t3, $t4
lw    $t3, 24($t1)
add    $t4, $t5, $t6
```



Execution Sequence – Pipelined


lw	\$10, 20(\$1)
sub	\$11, \$2, \$3
add	\$12, \$3, \$4
lw	\$13, 24(\$1)
add	\$14, \$5, \$6

lockstep



Execution Sequence – Pipelined


```
lw      $t0, 20($t1)
sub      $t1, $t2, $t3
add      $t2, $t3, $t4
lw      $t3, 24($t1)
add      $t4, $t5, $t6
```



Execution Sequence – Pipelined


lw	\$10, 20(\$1)
sub	\$11, \$2, \$3
add	\$12, \$3, \$4
lw	\$13, 24(\$1)
add	\$14, \$5, \$6

Throughput



Execution Sequence – Pipelined

At clock cycle 5:



Pipelined vs. Nonpipelined Implementation

- Ratio of execution times between the two?
 - For 10^6 instructions?

$$\text{Performance} = \frac{1}{T_{\text{exec}}}$$

$$\text{Speedup} = \frac{T_{\text{np}}}{T_{\text{p}}} = \frac{5 \times 10^6}{(10^6 + 4)} = \frac{10^6 + (5-1)}{10^6 + (5-1)} = \underline{\underline{5}}$$

Pipelined vs. Nonpipelined Implementation


- Ratio of execution times between the two?
 - For 10^6 instructions?
- Pipelining increases the instruction throughput opposed to individual instruction execution time.

Pipelined vs. Nonpipelined Implementation



- Ratio of execution times between the two?
 - For 10^6 instructions?
- Pipelining increases the instruction throughput opposed to individual instruction execution time.



Pipelined vs. Nonpipelined Implementation



Pipelined vs. Nonpipelined Implementation



Speedup of the Pipeline

- The speedup of a ~~k~~ⁿ stage pipelined processor over an unpipelined processor

$$S_k = \frac{T_{unpipelined}}{T_{pipelined}} = \frac{\underline{n} \cdot \underline{k}^{\text{TC}}}{\underline{k} + (n - 1)} = \underline{n}$$

~~k~~ n: number of instructions in the program.
~~n~~ k: number of pipeline stages

agrof

Module Outline

- Why Pipeline?
 - How to pipeline?
- Speedup of the pipeline
- Pipelined datapath
 - Execution of instructions
 - Pipeline Timing diagram
- Dependences, Hazards
 - Structural, Data, Control
 - Stalling, Forwarding
- Branch prediction