
M3 – ALU Design


Module Outline

- Integer Arithmetic
 - Adder, Subtractor, Multiplier, Divider
- Arithmetic and Logical Unit Design
 - ALU Design in SystemC


Half Adder




Inputs		Outputs	
X	у	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S = A \oplus B$$
$$C = AB$$



Half Adder





Full Adder

	1
	0+
	1
<u>1</u>	0
	0_

	0.	
	0	
	1	
0	1	

	1 1	
	1	
1	1	

Α	В	Cin	A+B+C _{in}	S	Cout
0	0	0	0	0	0
0	0	1	1	1	0
0	1	0	1	1	0
0	1	1	2	0	1
1	0	0	1	1	0
1	0	1	2	0	1
1	1	0	2	0	1
1	1	1	3	1	1


Full Adder

Α	В	Cin	A+B+C _{in}	S	Cout
0	0	0	0	0	0
0	0	1	1	1	0
0	1	0	1	1	0
0	1	1	2	0	1
1	0	0	1	1	0
1	0	1	2	0	1
1	1	0	2	0	1
1	1	1	3	1	1


$$S = (\overline{A} \cdot \overline{B} \cdot C_i) + (\overline{A} \cdot B \cdot \overline{C}_i) + (A \cdot \overline{B} \cdot \overline{C}_i) + (A \cdot B \cdot C_i)$$

$$C_{out} = (A + C_i) \cdot (B + C_i) \cdot (A + B)$$


Full Adder – AND, OR, NOT





Full Adder – NAND, NOR, NOT





Full Adder

















































- Use the same Full Adder
- Insert a circuit element that can remember state
 - Flip Flop







Serial Adder



	Input: X ₁ X ₂			
	00	01	10	11
S ₀ (y=0)	S ₀ ,0	S ₀ ,1	S ₀ ,1	S ₁ ,0
S ₁ (y=1)	S ₀ ,1	S ₁ ,0	S ₁ ,0	S ₁ ,1


Overflow

$$v = \overline{x}_{n-1} \cdot \overline{y}_{n-1} \cdot c_{n-2} + x_{n-1} \cdot y_{n-1} \cdot \overline{c}_{n-2}$$

$$c_{n-1} = x_{n-1} \cdot y_{n-1} + x_{n-1} \cdot c_{n-2} + y_{n-1} \cdot c_{n-2}$$

$$v = c_{n-1} xor c_{n-2}$$

Subtractor




Negative of a 2's complement number is obtained by

- Inverting the bits.
- Adding 1
- Easy method to invert bits: XOR with 1


Χ	Υ	X XOR Y
0	0	0
0	1	1
1	0	1
1	1	0

Subtractor



High Speed Adders

- Reduce the time required to form carry signals
- When is carry = 1?




Generate and Propagate

- Generate
 - Stage i generates a carry bit without C_{i-1}
- Propagate
 - Stage i propogates C_{i-1} if x_i or y_i is 1.

$$g_i = x_i y_i$$

$$p_i = x_i + y_i$$



Carry-Lookahead Adder

The Carry Equation

$$c_{i} = x_{i} y_{i} + x_{i} c_{i-1} + y_{i} c_{i-1}$$

$$g_{i} = x_{i} y_{i} \qquad p_{i} = x_{i} + y_{i}$$

$$c_{i} = g_{i} + p_{i} g_{i-1} + p_{i} p_{i-1} c_{i-2}$$

$$\begin{cases} c_{i} = g_{i} + p_{i} c_{i-1} \\ c_{i-1} = g_{i-1} + p_{i-1} c_{i-2} - c_{i-2} \end{cases}$$

$$c_{i-2} = g_{i-2} + p_{i} g_{i-1} + p_{i} p_{i-1} g_{i-2} + p_{i} p_{i-1} p_{i-2} c_{i-3}$$

4-bit Generate and Propagate

$$c_{i} = g_{i} + p_{i} c_{i-1}$$

$$c_{0} = g_{0} + p_{0} c_{-1}$$

$$c_{1} = g_{1} + p_{1} c_{0}$$

$$c_{2} = g_{2} + p_{2} c_{1}$$

$$c_{3} = g_{3} + p_{3} c_{2}$$

$$c_{2} = g_{2} + p_{2} g_{1} + p_{2} p_{1} g_{0} + p_{2} p_{1} p_{0} c_{-1}$$

$$c_{3} = g_{3} + p_{3} g_{2} + p_{3} p_{2} g_{1} + p_{3} p_{2} p_{1} g_{0} + p_{3} p_{2} p_{1} p_{0} c_{-1}$$

Carry is generated without waiting for the addition at previous level to complete.

Carry Lookahead Adder

• Compare
$$\longrightarrow z_i = x_i xor y_i xor c_{i-1}$$

 $\longrightarrow z_i = p_i xor g_i xor c_{i-1}$

- CLA has 4 levels of gates max delay 4d
- No. of gates grows as n².
- High fan-in, high fan-out

CLA

