M2 – Instruction Set Architecture

Module Outline

- Addressing modes. Instruction classes.
- MIPS-I ISA.
- High level languages, Assembly languages and object code.
- Translating and starting a program.
- Subroutine and subroutine call. Use of stack for handling subroutine call and return.

Module Outline

- Addressing modes. Instruction classes.
- MIPS-I ISA.
- High level languages, Assembly languages and object code.
- Translating and starting a program.
- Subroutine and subroutine call. Use of stack for handling subroutine call and return.

Instruction Set Architecture

 Instruction Set: A vocabulary of commands understood by an architecture

Instruction Set Architecture

- Instruction Set: A vocabulary of commands understood by an architecture
- ISA includes:
 - All available instructions (Instruction Set)
 - How are operands specified (Addressing modes)
 - What does each instruction look like (Instruction format)

Instruction Set Architecture

- Instruction Set: A vocabulary of commands understood by an architecture
- ISA includes:
 - All available instructions (Instruction Set)
 - How are operands specified (Addressing modes)
 - What does each instruction look like (Instruction format)
- ISA design goal:
 - Find a language that makes it easy to build the hardware and compiler while maximizing performance and minimizing cost.

Arithmetic and Logic Instructions

_

Data Transfer Instructions

_

__

- Arithmetic and Logic Instructions
 - add, subtract, multiply, divide, compare (int/fp)
 - or, and, not, xor
 - shift (left/right, arithmetic/logical), rotate
- Data Transfer Instructions

- Arithmetic and Logic Instructions
 - add, subtract, multiply, divide, compare (int/fp)
 - or, and, not, xor
 - shift (left/right, arithmetic/logical), rotate
- Data Transfer Instructions
 - load (copy data to a register from memory)
 - store (copy data to a memory location from a register)
 - move (copy data from one register to another)

Control transfer instructions

Other instructions

- Control transfer instructions
 - jump, conditional branch, function call, return
- Other instructions

- Control transfer instructions
 - jump, conditional branch, function call, return
- Other instructions
 - eg. halt

Introduced in 1985 with the MIPS R2000.

- Introduced in 1985 with the MIPS R2000.
- 32 General Purpose Registers (R0, R1, ... R31). Other data registers: HI, LO.

_

- Introduced in 1985 with the MIPS R2000.
- 32 General Purpose Registers (R0, R1, ... R31).
 Other data registers: HI, LO.
 - R0 is hardwired to 0
 - R31 is used as an implicit operand in some instructions

• 32 General Purpose Registers (R0, R1, ... R31). Other data registers: HI, LO.


Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries	no
\$s0 - \$s7	16–23	Saved	yes
\$t8-\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes

 Special registers: Program Counter (PC), Instruction Register (IR).

- Special registers: Program Counter (PC), Instruction Register (IR).
- Instructions are 32 bits long

- Special registers: Program Counter (PC), Instruction Register (IR).
- Instructions are 32 bits long
- Data Sizes:
 - byte(8 bits), halfword (2 bytes), word (4 bytes)
 - a character requires 1 byte of storage
 - an integer requires 1 word (4 bytes) of storage

MIPS Processor



- General purpose registers: R0 R31
- Special Registers: PC, IR, Status Register.

	Mnemonics	Example	Meaning
Load			
Store			
Move			

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LW R2, 4(R3)	R2 ← Mem(R3 + 4)
Store			
Move			

• L: Load

 B: Byte (8b), H: Half Word (16b), W: Word (32b)

• U: Upper

• I: Immediate

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LW R2, 4(R3)	R2 ← Mem(R3 + 4)
Store	SB, SH, SW	SB R2, -8(R4)	Mem(R4 - 8) ← R2
Move			

L: Load

• S: Store

 B: Byte (8b), H: Half Word (16b), W: Word (32b)

• U: Upper

• I: Immediate

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LW R2, 4(R3)	R2 ← Mem(R3 + 4)
Store	SB, SH, SW	SB R2, -8(R4)	Mem(R4 - 8) ← R2
Move	MFHI, MFLO, MTHI, MTLO	MFHI R1	R2 ← HI

L: Load

• S: Store

M: Move from/to HI/LO

 B: Byte (8b), H: Half Word (16b), W: Word (32b)

U: Upper


I: Immediate

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3) LUI R2, 4(R3)	R2 ← Mem(R3 + 4)


• L: Load

- B: Byte (8b), H: Half Word (16b), W: Word (32b)
- U: Unsigned
- I: Immediate


	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3) LUI R2, 4(R3)	$R2_{7-0} \leftarrow Mem(R3 + 4)_{7-0}$




	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3) LUI R2, 4(R3)	R2 ₇₋₀ ← Mem(R3 + 4) ₇₋₀



_		Mnemonics	Example	Meaning
Load	LB, LBU, LH,	LB R2, 4(R3)		
	au	LHU, LW, LUI	LH R2, 4(R3)	
			LW R2, 4(R3)	
			LBU R2, 4(R3)	
			LUI R2, 4(R3)	




	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3)	$R2_{7-0} \leftarrow Mem(R3 + 4)_{7-0}$ $R2_{31-8} \leftarrow Sign Extension$
		LBU R2, 4(R3) LUI R2, 4(R3)	$R2_{7-0} \leftarrow Mem(R3 + 4)_{7-0}$ $R2_{31-8} \leftarrow Zero Extension$



	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3)	$R2_{7-0} \leftarrow Mem(R3 + 4)_{7-0}$ $R2_{31-8} \leftarrow Sign Extension$
		LBU R2, 4(R3)	$R2_{7-0} \leftarrow Mem(R3 + 4)_{7-0}$
		LUI R2, 4(R3)	R2 ₃₁₋₈ ← Zero Extension
R2 0x0000 00EF LBU			
		0000 0000 0000 0	000 0000 0000 4440 4444
		0000 0000 0000 0	000 0000 0000 1110 1111
•••		R2	
0x2D8A1	0EF ◆ 0x104	0xFFFF F	FEF ← LB
•••			

1111 1111 1111 1111 1111 1111 1110 1111


	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3) LUI R2, 4(R3)	R2 ← Mem(R3 + 4)
		2011(2)	



R3

0x100

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3) LUI R2, 4(R3)	R2 ← Mem(R3 + 4)



	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3) LUI R2, -17	

_		Mnemonics	Example	Meaning
Loa	ad	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3)	R2 ₃₁₋₁₆ ← -17 R2 ₁₅₋₀ ← 000
			LUI R2, -17	R2 ₁₅₋₀ ← 000


R2

0xFFEF 0000

1111 1111 1110 1111 0000 0000 0000 0000

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3)	
		LW R2, 4(R3)	
		LBU R2, 4(R3)	
		LUI R2, -17	

I Format



OP rt, rs, IMM

Encoding Example

From the MIPS ISA Manual

CORE INSTRUCTION SET OPCODE					
FOR-			/ FUNCT		
NAME, MNEMO	ONIC	MAT	OPERATION (in Verilog)	(Hex)
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f _{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}

op	rs	rt	immediate
6 bits	5 bits	5 bits	16 bits

Iw R2, 4(R3)

Encoding Example

From the MIPS ISA Manual

NAME, MNEMONIC MAT OPERATION (in Verilog) (Hex) Load Upper Imm. lui I R[rt] = $\{\text{imm}, 16\text{'b0}\}$ fhex Load Word lw I R[rt] = M[R[rs]+SignExtImm] (2) 23_{hex}	CORE INSTRUCTION	OF	PCODE		
Load Upper Imm. lui I $R[rt] = \{imm, 16'b0\}$ f_{hex}		FOR-		/ F	UNCT
	NAME, MNEMONIC	MAT	OPERATION (in Verilog)	((Hex)
Load Word $l_w = I R[rt] = M[R[rs] + SignExtImm]$ (2) 23_{hex}	Load Upper Imm. lu	I	$R[rt] = \{imm, 16'b0\}$		f _{hex}
	Load Word	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}

0x23	0 x 3	0x2	0 x 4
6 bits	5 bits	5 bits	16 bits

Iw R2, 4(R3)

Encoding Example

From the MIPS ISA Manual

NAME, MNEMONIC MAT OPERATION (in Verilog) (Hex) Load Upper Imm. lui I R[rt] = $\{\text{imm}, 16\text{'b0}\}$ fhex Load Word lw I R[rt] = M[R[rs]+SignExtImm] (2) 23_{hex}	CORE INSTRUCTION	OF	PCODE		
Load Upper Imm. lui I $R[rt] = \{imm, 16'b0\}$ f_{hex}		FOR-		/ F	UNCT
	NAME, MNEMONIC	MAT	OPERATION (in Verilog)	((Hex)
Load Word $l_w = I R[rt] = M[R[rs] + SignExtImm]$ (2) 23_{hex}	Load Upper Imm. lu	I	$R[rt] = \{imm, 16'b0\}$		f _{hex}
	Load Word	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}

100011	00011	00010	0000 0000 0000 0100
6 bits	5 bits	5 bits	16 bits

Iw R2, 4(R3)

Encoding Example

From the MIPS ISA Manual

NAME, MNEMONIC MAT OPERATION (in Verilog) (Hex) Load Upper Imm. lui I R[rt] = $\{\text{imm}, 16\text{'b0}\}$ fhex Load Word lw I R[rt] = M[R[rs]+SignExtImm] (2) 23_{hex}	CORE INSTRUCTION	OF	PCODE		
Load Upper Imm. lui I $R[rt] = \{imm, 16'b0\}$ f_{hex}		FOR-		/ F	UNCT
	NAME, MNEMONIC	MAT	OPERATION (in Verilog)	((Hex)
Load Word $l_w = I R[rt] = M[R[rs] + SignExtImm]$ (2) 23_{hex}	Load Upper Imm. lu	I	$R[rt] = \{imm, 16'b0\}$		f _{hex}
	Load Word	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}

100011	00011	00010	0000 0000 0000 0100
6 bits	5 bits	5 bits	16 bits

Iw R2, 4(R3)

0x8C620004

MIPS-I Data Transfer Instructions

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LW R2, 4(R3)	R2 ← Mem(R3 + 4)
<u> </u>	CD CH CW	SB R2, -8(R4)	Mem(R4 - 8) ← R2
Store	SB, SH, SW	3D 1(2, -0(1(4)	

• L: Load

S: Store

M: Move from/to HI/LO

 B: Byte (8b), H: Half Word (16b), W: Word (32b)

• U: Upper


I: Immediate

MIPS-I Data Transfer Instructions

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LW R2, 4(R3)	R2 ← Mem(R3 + 4)
Store	SB, SH, SW	SB R2, -8(R4)	Mem(R4 - 8) ← R2
Move	MFHI, MFLO, MTHI, MTLO	MFHI R1 MTLO R1	R1 ← HI LO ← R1

MIPS-I Data Transfer Instructions

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LW R2, 4(R3)	R2 ← Mem(R3 + 4)
Store	SB, SH, SW	SB R2, -8(R4)	Mem(R4 - 8) ← R2
Move	MFHI, MFLO, MTHI, MTLO	MFHI R1 MTLO R1	R1 ← HI LO ← R1



	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU		
Multiply, Divide	MULT, DIV, MULTU, DIVU		
Logical	AND, ANDI, OR, ORI, XOR, XORI, NOR		

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDU R1, R2, R3 ADDI R1, R2, 6	

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDU R1, R2, R3 ADDI R1, R2, 6	$R1 \leftarrow R2 + R3$ $R1 \leftarrow R2 + R3$ $R1 \leftarrow R2 + 6$

- ADDU ignores overflow.
- Overflow: Result of an arithmetic operation is too large to be represented within the available bits.

1	1	1	1	0	1+
1	1	1			0

111101	- 3 _
111110	-2+

$$\begin{array}{c}
C \longrightarrow 1111 \\
1111101 \\
-2 \\
\hline
1111011 \\
-5
\end{array}$$

$$\begin{array}{c}
C \longrightarrow 1111 \\
1111101 \\
-2 \\
\hline
1111011 \\
-5
\end{array}$$

- MSB0 = 0 && MSB1 =
 0 && MSBofResult = 1
- MSB0 = 1 && MSB1 =
 1 && MSBofResult = 0

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDU R1, R2, R3 ADDI R1, R2, 6	

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDU R1, R2, R3 ADDI R1, R2, 6	


ADDI uses a 16 bit sign extended immediate operand

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDU R1, R2, R3 ADDI R1, R2, 6	

Task: Move a 32b value into register R3.

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDU R1, R2, R3 ADDI R1, R2, 6	


R Format



OP rd, rs, rt

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDU R1, R2, R3 ADDI R1, R2, 6	

R Format



OP rd, rs, rt

op: Opcode (class of instruction). Eg. ALU
funct: Which subunit of the ALU to activate?
ADD - op/funct = 0x0/0x20

sh_amt: Shift Amount. For Shift Instructions – **SLL**, **SRL**.

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDI R1, R2, 6	
Multiply, Divide	MULT, DIV, MULTU, DIVU	MULT R1, R2	LO ← Isw (R1 * R2) HI ← msw (R1 * R2)

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDI R1, R2, 6	
Multiply, Divide	MULT, DIV, MULTU, DIVU	MULT R1, R2	LO ← Isw (R1 * R2) HI ← msw (R1 * R2)

 Product of two 32-bit numbers is a 64-bit quantity. HI and LO contain the MSW and LSW of the Product

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDI R1, R2, 6	
Multiply, Divide	MULT, DIV, MULTU, DIVU	MULT R1, R2	LO ← Isw (R1 * R2) HI ← msw (R1 * R2)

- Divide Operation
 - Quotient in LO, Remainder in HI

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDI R1, R2, 6	R1 ← R2 + R3 R1 ← R2 + 6
Multiply, Divide	MULT, DIV, MULTU, DIVU	MULT R1, R2	LO ← Isw (R1 * R2) HI ← msw (R1 * R2)
Logical	AND, ANDI, OR, ORI, XOR, XORI, NOR	OR R1, R2, 0xF	R1 ← R2 SE(0xF)

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE		
Jump	J, JR		
Jump and Link	JAL, JALR		
System Call	SYSCALL		


	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR		
Jump and Link	JAL, JALR		
System Call	SYSCALL		

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆	PC ← PC ₃₁₋₂₈ target ₂₆ 00
Jump and Link	JAL, JALR		
System Call	SYSCALL		

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆	PC ← PC ₃₁₋₂₈ target ₂₆ 00
Jump and Link	JAL, JALR	JALR R2	R31 ← PC + 4 PC ← R2
System Call	SYSCALL		

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆	PC ← PC ₃₁₋₂₈ target ₂₆ 00
Jump and Link	JAL, JALR	JALR R2	R31 ← PC + 4 PC ← R2
System Call	SYSCALL	SYSCALL	

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE BGEZ, BLEZ BLTZ, BGTZ	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16




	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆ J 0x475	PC ← PC ₃₁₋₂₈ target ₂₆ 00

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆ J 0x475	PC ← PC ₃₁₋₂₈ target ₂₆ 00

J Format

op	Offset added to PC
6 bits	26 bits

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆ J 0x475	PC ← PC ₃₁₋₂₈ target ₂₆ 00



MIPS-I Control Transfer Instructions

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆ J 0x475	PC ← PC ₃₁₋₂₈ target ₂₆ 00
		JR R2	PC ← R2

MIPS-I Control Transfer Instructions


	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆	PC ← PC ₃₁₋₂₈ target ₂₆ 00
Jump and Link	JAL, JALR	JAL target ₂₆ JALR R2	R31 ← PC + 4 PC ← R2
System Call	SYSCALL	SYSCALL	

MIPS-I Control Transfer Instructions

	Mnemonics	Example	Meaning
Conditional Branch	BEQ, BNE	BEQ R2, R3, -16	If R2 == R3; PC ← PC + 4 -16
Jump	J, JR	J target ₂₆	PC ← PC ₃₁₋₂₈ target ₂₆ 00
Jump and Link	JAL, JALR	JAL target ₂₆ JALR R2	R31 ← PC + 4 PC ← R2
System Call	SYSCALL	SYSCALL	

MIPS Instruction Formats


R-type.



OP rd, rs, rt

op: Opcode (class of instruction). Eg. ALU funct: Which subunit of the ALU to activate?

• I-type.



OP rt, rs, IMM

J-type




OP LABEL


 How are the locations of operands and results specified in instructions?

MIPS-I Instruction Set

- Addressing Modes
 - Immediate, Register (for Arithmetic and Logic instructions)
 - Absolute (for Jumps)
 - Base-displacement (for Loads, Stores)
 - PC relative (for conditional branches)


Addressing Mode Examples





- Register Addressing Mode
 - Operand is in the specified general purpose register















- Immediate Addressing Mode
 - Operand is a constant value specified inside the instruction.








- Register Indirect Addressing Mode
 - Memory address of operand is in the specified general purpose register.








- Base Displacement Addressing Mode
 - Memory address of operand is calculated as the sum of value in specified register and specified displacement




Can be used instead of Register indirect addressing mode.









- Absolute Addressing Mode
 - Memory address of operand is specified directly in the instruction






R2: Base of an array

R4: Index







- Indexed Addressing Mode
 - Memory address of operand is calculated as sum of contents of 2 registers




R2: Base of an array


R4: Index










- Memory Indirect Addressing Mode
 - A memory location is used as a pointer to the value in another location in memory













- Auto-Increment Addressing Mode
 - Increment the value inside a register after the operation is completed.




Useful for stepping through arrays within a loop.













- Auto-Decrement Addressing Mode
 - Decrement the value inside a register before the operation is completed.










- Auto-Decrement Addressing Mode
 - Decrement the value inside a register before the operation is completed.




PUSH/POP operations









- Scaled Addressing Mode
 - Memory address of operand is calculated as sum of contents of 2 registers





- PC Relative Addressing Mode
 - The operand address is specified as a displacement from the PC value (i.e., from the address of the instruction itself)



Add R1, R2, R3

 $Regs[R4] \leftarrow Regs[R3] + Regs[R2]$

Add R1, R2, R3

 $Regs[R4] \leftarrow Regs[R3] + Regs[R2]$

Register

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5 Regs[R4] <- Regs[R3] + 5		

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
Add R4, R3, 100(PC)	Regs[R4] <- Regs[R3] + Mem[100 + PC]	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
Add R4, R3, 100(PC)	Regs[R4] <- Regs[R3] + Mem[100 + PC]	PC relative

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
Add R4, R3, 100(PC)	Regs[R4] <- Regs[R3] + Mem[100 + PC]	PC relative
Add R4, R3, 100(R1)[R5]	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1] + Regs[R5] * 4]	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
J loop	PC = PC + 4 + Offset	PC relative
Add R4, R3, 100(R1)[R5]	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1] + Regs[R5] * 4]	Scaled

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
J loop	PC = PC + 4 + Offset	PC relative
Add R4, R3, 100(R1)[R5]	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1] + Regs[R5] * 4]	Scaled
LW R4, (R3)+	Regs[R4] <- Regs[R4] + Mem[R3] Regs[R3] <- Regs[R3] + d	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
J loop	PC = PC + 4 + Offset	PC relative
Add R4, R3, 100(R1)[R5]	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1] + Regs[R5] * 4]	Scaled
LW R4, (R3)+	Regs[R4] <- Regs[R4] + Mem[R3] Regs[R3] <- Regs[R3] + d	Auto Increment

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
J loop	PC = PC + 4 + Offset	PC relative
Add R4, R3, 100(R1)[R5]	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1] + Regs[R5] * 4]	Scaled
LW R4, (R3)+	Regs[R4] <- Regs[R4] + Mem[R3] Regs[R3] <- Regs[R3] + d	Auto Increment
SW R4, -(R3)	Regs[R3] <- Regs[R3] - d Regs[R4] <- Regs[R4] + Mem[R3]	

Add R1, R2, R3	Regs[R4] <- Regs[R3] + Regs[R2]	Register
Add R4, R3, #5	Regs[R4] <- Regs[R3] + 5	Immediate
Add R4, R3, 100(R1)	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1]]	Displacement
Add R4, R3, (R1)	Regs[R4] <- Regs[R3] + Mem[Regs[R1]]	Register Indirect
Add R4, R3, (0x475)	Regs[R4] <- Regs[R3] + Mem[0x475]	Absolute
Add R4, R3, @(R1)	Regs[R4] <- Regs[R3] + Mem[Mem[R1]]	Memory Indirect
J loop	PC = PC + 4 + Offset	PC relative
Add R4, R3, 100(R1)[R5]	Regs[R4] <- Regs[R3] + Mem[100 + Regs[R1] + Regs[R5] * 4]	Scaled
LW R4, (R3)+	Regs[R4] <- Regs[R4] + Mem[R3] Regs[R3] <- Regs[R3] + d	Auto Increment
SW R4, -(R3)	Regs[R3] <- Regs[R3] - d Regs[R4] <- Regs[R4] + Mem[R3]	Auto Decrement

- Which ones should a new architecture support?
- What should be size of the displacement?
- What should be size of the immediate field?

- Which ones should a new architecture support?
- What should be size of the displacement?
- What should be size of the immediate field?
- Benchmarks: GCC, Particle simulations (Physics, Chemistry), Large databases, Video encoding/decoding
- Popular Choices:
 - Displacement, Immediate, Register Indirect
 - 12 16b


Module Outline

- Instruction classes.
- MIPS-I ISA.
- Addressing modes
- High level languages, Assembly languages and object code.
- Subroutine and subroutine call.
- Translating and starting a program.

Extra Slides

MIPS-I Data Transfer Instructions

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LB R2, 4(R3) LH R2, 4(R3) LW R2, 4(R3) LBU R2, 4(R3) LUI R2, 4(R3)	R2 ₁₅₋₀ ← Mem(R3 + 4) ₁₅₋₀ R2 ₃₁₋₁₆ ← Sign Extension



MIPS-I Data Transfer Instructions

	Mnemonics	Example	Meaning
Load	LB, LBU, LH, LHU, LW, LUI	LW R2, 4(R3)	R2 ← Mem(R3 + 4)
Store	SB, SH, SW	SB R2, -8(R4)	Mem(R4 - 8) ← R2
Move	MFHI, MFLO, MTHI, MTLO	MFHI R1	R2 ← HI

• L: Load

S: Store

M: Move from/to HI/LO

 B: Byte (8b), H: Half Word (16b), W: Word (32b)

U: Upper

I: Immediate

MIPS-I Arithmetic Instructions

	Mnemonics	Example	Meaning
Add, Subtract	ADD, ADDU, ADDI, ADDIU, SUB, SUBU	ADD R1, R2, R3 ADDI R1, R2, 6	
Multiply, Divide	MULT, DIV, MULTU, DIVU	MULT R1, R2	LO ← Isw (R1 * R2) HI ← msw (R1 * R2)

- Divide Operation
 - Quotient in LO, Remainder in HI

x86 (IA-32) Instruction Encoding

Instruction Prefix	Opcode	ModR/M	Scale,Index Base	Displace ment	Immediate
Up to four prefixes byte each)	1, 2 or 3B	1B (if needed)	1B (if needed)	0,1,2, or 4B (if needed)	0,1,2, or 4B (if needed)

x86 and x86-64 instruction format Possible instructions 1 to 18 bytes long

REP MOVSB

ISA – Examples

Arithmetic Example

C code:

```
f = (g + h) - (i + j);
- {f,g,h,i,j} in {$s0,$s1,$s2,$s3,$s4}
```

Compiled MIPS code:

```
add $t0, $s1, $s2
add $t1, $s3, $s4
sub $s0, $t0, $t1
```

R-format Example

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$t0	0	add
	17	18	8	0	32
	17	10	0	U	32
000000	10001	10010	01000	00000	100000

 $0000010001100100100000000100000_2 = 02324020_{16}$

I-format Example

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

addi \$t0, \$s1, 10

addi	\$s1	\$t0	10
0	17	8	10
001000	10001	01000	0000 0000 0000 1010

 $00100010001010000000000000001010_2 = 2228000A_{16}$