

SURIYA B

Erode, IN 6380 56 | +91 8883346123 | suriyab.1215@gmail.com



[GitHub](#)



[LinkedIn](#)



[Portfolio](#)

Summary

Organized and dependable candidate skilled in efficiently managing multiple priorities with a positive attitude. Willing to take on added responsibilities to effectively meet team goals while ensuring accuracy in handling multiple projects.

Internship Experience

Yellow Raft Kinetics | Design Engineer Intern

June 2024 to May 2025

The automated juicer system maintains consistent juice levels across multiple cups while tracking sealed cups and total dispensed juice. Real-time data is displayed on a screen and synced to the cloud daily, ensuring accuracy and minimizing wastage.

Education

B.E Kongu Engineering College, Perundurai with CGPA 8.32	2022-2026
HSC Vijay Vikas International Senior School, Erode with 84.4 percentage.	2021-2022
SSLC Vijay Vikas International Senior School, Erode with 80.6 percentage.	2019-2020

Language

- Tamil (Fluent)
- English (Fluent)
- Hindi (Fluent)
- Japanese (Basics)

Projects

Implemented a Cyclic Redundancy Check : (CRC) Algorithm on FPGA for real-time error detection in digital communication. Designed and verified the CRC module using Verilog , deployed the design on **FPGA** hardware, ensuring reliable data integrity with a selected CRC polynomial.

RTL Design & Synthesis of a Pipelined RISC Processor : Designed and implemented a custom **8-bit RISC-V** processor with an ALU, registers, and memory. Completed full ASIC RTL to GDSII flow using Cadence Genus and Innovus. Achieved clean timing closure and DRC, generating a fabrication-ready GDSII.

UART Protocol Verification Using UVM : This project focuses on verifying the UART communication protocol using the Universal Verification Methodology (UVM). A complete **UVM** testbench is developed, including sequence, driver, monitor, agent, and scoreboard components.

Technical Skills

Programming: C, Python ,Verilog, System Verilog

Tools & Software: ModelSim, Cadence (Virtuso ,Genus ,Innovus), Xilinx Vivado ,proteus,ANSYS

Communication Protocols: UART, I2C,SPI, CAN

Operating Systems: Linux(Red hat ,Debian ,Ubuntu)

Soft Skills

- Attention to Detail
- Analytical Thinking
- Teamwork
- Adaptability

Leadership & Responsibilities

Student Assessment Coordinator – Managed student evaluations and performance tracking.

ISTE Coordinating Member – Assisted in organizing technical events and seminars.

Interests

- Digital Electronics
- VLSI