

PAGE NO. : 01
DATE : 3/10/2024
EXP. NO. :

PROGRAM 1

Steps to build the circuit :

- 1) Open multisim : Launch N multisim on your windows system.
 - Start a new design by clicking on File > New
- 2) Place components : • From toolbar , Select Place component.

Components needed are

- ~~XOR Gate (XOR2)~~ : Go to Logic > Gates and Select an XOR gate (typically 2-input XOR)
~~→ NOT Gate~~ : Go to Logic > Gates and Select NOT gate
~~→ AND Gate~~ : Go to Logic > Gates and Select 2 input AND gate.
~~→ Keys (Switches)~~ : Go to Source > Switch and Select a Key.
~~→ Ground~~ : Place ground by selecting Place > Ground from the menu or toolbar.
~~→ Indicator~~ : Select X1 and X2 as probes.
3) Place the components on workspace.

Drag and drop components

4) wiring components

use wiring tool to connect components

- Key-space (U1) connected to one input of XOR gate (U3) and one input of AND gate (U6)
- Key-space (U2) connected to second input of XOR gate (U3) and to input of NOT gate (U5)
- output of NOT gate (U5) is connected to second input of AND gate (U6)
- output of XOR gate (U3) goes to Probe X1
- output of AND gate (U6) goes to Probe X2

5) Adjust voltage levels


Set up voltage levels of keys if needed to ensure power is available for gate function.

~~6) Simulate circuit:~~

~~go to simulate > Run~~

~~7) Note the outputs~~

~~Observe output voltage based on input from switches.~~



PROGRAM - 2

Steps to build and execute the program:

- 1) open multisim: Launch multisim software.
- 2) Create new project: Go to file > New > Design.
- 3) Add NAND Gate: Go to place components
 • browse NAND gate from TTL family
 * select 7400NAND
- 4) Place input switches (A, B)
 • search for SPST switches or similar logic input devices
 • Place 2 switches.
- 5) ~~Connect circuit~~
 U_3 and U_1 : connect input A and B to NAND gates to generate the signals.
 U_4 and U_2 : connect these NAND gates based on the XOR implementation.
 U_5 : use NAND gates for carry output

6) Place output indicator

* Place component 2 indicators one for sum and carry.


7) Power the circuit:

* Add DC power source for the logic gates.

8) Run Simulator:

* Click on Run and toggle input switches to verify sum and carry


1 1 8
0 1 1 2 1 2 2



PROGRAM 3

Steps to build and execute circuit :

- 1) Open Multisim : Launch the software.
- 2) Create New Project : File > New > Design.
- 3) Place Components: Add a 74LS83N IC from Component library.
 - * Add SPST switch for each input (S1 to S8) from switches.
 - * Add indicators to display results.
 - * Add Power source from Sources library.
 - * Place ground symbol.
- 4) ~~Wire the components~~
 - * Connect switches to input of 74LS83N IC.
 - * Connect output of IC to LED's (x1, x2)
 - * Connect Power supply.
- 5) Simulate and Report
 - * Run the circuit and toggle switches.
 - * Now report the observation.



PROGRAM 4

STEPS to execute and build circuit

1) Open multism : Launch software

2) Create New project : File > New > Design

3) Add components :

→ Based on image, Go to place components and choose logic gates from TTL or CMOS libraries

→ Place the logic gates according to the circuit layout use AND, OR and NOT gate as appropriate, wiring them as they appear in image

4) Place switches

* Add SPST switches for input signals.

5) Add probe

* Go to indicators family and choose a probe for output of each sections of circuit

* Connect these to output.

6) Power Supply:

Add DC voltage source

Connect the terminal of it to Vcc and negative to ground.


7) Wire circuit

wire the circuits according to the circuit diagram.

8) Simulate and Report

Click on Run and toggle switches to observe and report.

✓ ✓
05/12/24



Yielded various mod scenes and this is
Lodraps break, 2011

stomach off voice (the
seesaws do sign at 3d time frame
(ex. ex) 374 at 21 do w/ two turns x
trigged and turns x
locked down

Q5) Design Verilog to implement binary adder and subtractor Half and Full adder, Half and Full subtractor

Half Adder

Logic expression

$$\text{Sum} - A \oplus B = \bar{A}B + A\bar{B}$$

$$\text{Carry} = AB$$

CODE -

```
module ha(a,b,s,c);
    input a,b;
    output s,c;
    assign s = a^b;
    assign c = a&b;
end module
```

~~PROCEDURE~~

As half adder contains only two inputs so along with addition of two single bits as inputs, 2 outputs are obtained as sum and carry.

STEP 01 - write verilog code using appropriate modeling style to describe the desired logic. Ensure the code has input and output ports, logic operations and any necessary components.

STEP 02 - Define the inputs and apply stimuli and generates the simulation waveform.

STEP 03 - Review the console output for result and debugging information using the timing diagram.

FULL ADDER

logic expression

$$\text{sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{carry} = AB + AC + BC$$

module fa(a, b, cin, s, c);

input a, b, cin;

output c, s;

assign s = a^b^cin;

carry c = a&b|a&cin|b&cin;

endmodule

PROCEDURE

The full adder adds 3 list input and produces a single list output. Thus it is useful when an extra carry list is available from the previously generated result.

STEP 01

Write the verilog code for full adder and obtain the schematic.

STEP 02 =

Write the test bench code for full adder and obtain the simulation waveform.

STEP 03:

Get result from output window

~~W18
only 12 bits~~

PAGE NO.: 11

DATE:

EXP. NO.:

Half subtractor

Code

```
module ns(x,y,b,d)
input x,y;
output b,d;
assign b= (~x)&~y;
assign d= x&y;
end module
```

FULL SUBTRACTOR

CODE



```
module fs(x,y,z,b,d);
input x,y,z;
output b,d;
assign b= (~x)&& y || (~x)&& (~y) || y&& z;
assign d= x^y^z;
end module
```

✓ 1/12/29
05/12/29


Truth Table

INPUT	output		
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


K-map



Circuit Diagram



OUTPUT




Full adder

TRUTH TABLE

INPUT			OUTPUT		
A	B	Cin	C	S	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	

circuit diagram



K map


sum

	00	01	11	10
0	1			
1		1	1	1

carry


A\BC	00	01	11	10
0	1			
1		1	1	1

OUTPUT



Half subtraction


Timing diagram




Truth Table

X	Y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

OUTPUT




Full subtractor



Truth table

x	y	z	b	d
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Output



06) Full Subtractor

module full_subtractor C

input A;

input B;

input Borrowin;

output Difference;

output Borrow Out;

);

assign Difference = $A \oplus B \oplus \text{BorrowIn}$

assign BorrowOut = $(\sim A \wedge (B \oplus \text{BorrowIn})) \vee (B \wedge \text{BorrowIn})$

end module.

~~Half Subtractor~~

module half_subtractor C

input A;

input B;

output Diff;

output Borrow;

);

assign Diff = $A \oplus B$;

assign Borrow = $\sim A \wedge B$;

end module.

06)

Full Subtractor

module full_subtractor C

input A;

input B;

input Borrowin;

Output Difference;

Output Borrow Out;

);

assign Difference = $A \oplus B \oplus \text{BorrowIn}$

assign BorrowOut = $(\sim A \wedge B) \vee (\sim B \wedge \text{BorrowIn})$

end module;

Half Subtractor

module half_subtractor C

input A;

input B;

output Diff;

output Borrow;

);

assign Diff = $A \oplus B$;

assign Borrow = $\sim A \wedge B$;

end module.

06) Full Subtractor

module full_subtractor C

input A;

input B;

input Borrowin;

Output Difference;

Output Borrow Out;

;

assign Difference = A^B^ Borrowin

assign Borrowout = (~A && (B^ Borrowin)) | (B & Borrowin)

end module.

Half Subtractor

module half_subtractor C

input A;

input B;

output Diff;

output Borrow;


;

assign Diff = A^B;

assign Borrow = ~A & B;

end module.

1	Half subtractor
2	Half subtractor/B
3	Half subtractor/Diff
4	Half subtractor/Bo...



Q3) Design verilog program to implement different types of multiplexers 2:1, 4:1 and 3:1

Multiplexers 2:1

```
module mux_2_1(m1, m2, select, out);  
    input m1, m2, select;  
    output out;  
    assign out = select ? m2 : m1;  
end module
```

Multiplexor 4x1

module mux4x1

input s0;

input s1;

input a;

input b;

input c;

input d;

output y;

);

assign ~~y = (a & (~s1) & (~s0)) | (b & (~s1) & (s0)) | (c & s1 & (~s0)) | (d & s1 & s0);~~

end module.

Multiplex 8:1

module mux_8x1_bh

output reg y;

input [7:0] i;

input [2:0] s;

);

Always @ (x)

begin

case (s)

3' b000: y = i[0];

3' b001: y = i[1];

3' b010: y = i[2];

3' b011: y = i[3];

3' b100: y = i[4];

3' b110: y = i[5];


3' b111: y = i[6];


3' b110: y = i[7];

end case

end

end module





	Mega							
+mix_Bit_0h/y	1							
+mix_Bit_3h/y	0000000	00000001		00000000	00000001	00000000		
+mix_Bit_0h/z	001	001	000			001		

Q8)

Design Verilog Program to implement different types of dc-multiplexers

1:2 DC multiplexers

```
module dc mux 1:2 (S, Y0, Y1, I);  
    input S, T;  
    output Y0, Y1;  
    assign Y0 = N & I;  
    assign Y1 = S & T;  
end module
```

$$Y_0 = \bar{I}S$$

$$Y_1 = IS$$

1.4 DC multiplexers

module demux_14 (S0, S1, V0, V1, V2, V3, I);

input S0, S1, I;

output Y0, Y1, Y2, Y3;

assign Y0 = ~S0 & ~S1 & I;

assign Y1 = ~S0 & S1 & I;

assign Y2 = S0 & ~S1 & I;

assign Y3 = S0 & S1 & I;

endmodule

1.8 Demultiplexers


```

module demux_18(I, y0, y1, y2, y3, y4, y5, y6, y7, S0, S1, S2);
  input I, S0, S1, S2;
  output y0, y1, y2, y3, y4, y5, y6, y7;
  assign y0 = ~S0 & ~S1 & ~S2 & I;
  assign y1 = ~S0 & ~S1 & S2 & I;
  assign y2 = ~S0 & S1 & ~S2 & I;
  assign y3 = ~S0 & S1 & S2 & I;
  assign y4 = S0 & ~S1 & ~S2 & I;
  assign y5 = S0 & ~S1 & S2 & I;
  assign y6 = S0 & S1 & ~S2 & I;
  assign y7 = S0 & S1 & S2 & I;
end module;


```

~~05/12/24~~





	Map
Almax 1B/y1	\$10
Almax 1B/y2	\$10
Almax 1B/y3	\$10
Almax 1B/y4	\$10
Almax 1B/y5	\$10
Almax 1B/y6	\$10
Almax 1B/y7	\$10



Q9)

Design Verilog Program for implementing various types of Flipflops such as SR, JK, D

D FLIP FLOP

```
module RisingEdge - DFlipFlop (D, CLK, Q)
    input D;
    input CLK;
    output Q;
    always @ (Posedge CLK)
        begin,
            Q <= D;
        end
endmodule
```

Q9)

Design verilog program for implementing various types of Flipflops such as SR, JK, D

D FLIP FLOP

```
module RisingEdge - DFlipFlop (D, CLK, Q)
    input D;
    input CLK;
    output Q;
    always @ (Posedge CLK)
        begin
            Q <= D;
        end
    endmodule
```

SR Flipflop

```

module SR_flipflop
    input CLK, rstn;
    input S, R;
    output reg Q;
    output reg QBAR;

begin
    always @ (posedge CLK) begin
        if (!rstn) Q <= 0;
        else begin
            case ({S,R})
                2'b00 : Q <= 0;
                2'b01 : Q <= 1'b0;
                2'b10 : Q <= 1'b1;
                2'b11 : Q <= 1'bX;
            endcase
        end
    end
    assign Q_BAR = ~Q;
endmodule

```

JK FLIPFLOP

```
module JK_FlipFlop
    input CLK, rst_n;
    input S, K;
    output reg Q;
    output Q_bar;
end;

always @ (posedge CLK) begin
    if (!rst_n) Q <= 0;
    else begin
        case ({S, K})
            2'b00 : Q = Q;
            2'b01 : Q <= 1'b0;
            2'b10 : Q <= 1'b1;
            2'b11 : Q <= -Q;
        endcase
    end
end

assign Q_bar = ~Q;
```

05/10/24

endmodule.



→

