

## 1. Description

### 1.1. Project

Project Name	linefollower
Board Name	linefollower
Generated with:	STM32CubeMX 4.13.0
Date	08/15/2017


### 1.2. MCU

MCU Series	STM32F1
MCU Line	STM32F103
MCU name	STM32F103C8Tx
MCU Package	LQFP48
MCU Pin number	48

### 1.3. Caution

The report was generated although the configuration was in a modified state. It may be not accurate


## 2. Pinout Configuration



### 3. Pins Configuration

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
5	PD0-OSC_IN	I/O	RCC_OSC_IN	
6	PD1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA	Power		
9	VDDA	Power		
10	PA0-WKUP	I/O	ADC1_IN0	
11	PA1	I/O	ADC1_IN1	
12	PA2	I/O	ADC1_IN2	
13	PA3	I/O	ADC1_IN3	
14	PA4	I/O	ADC1_IN4	
15	PA5	I/O	ADC1_IN5	
16	PA6	I/O	ADC1_IN6	
17	PA7	I/O	ADC1_IN7	
18	PB0	I/O	TIM3_CH3	
19	PB1	I/O	TIM3_CH4	
23	VSS	Power		
24	VDD	Power		
29	PA8	I/O	TIM1_CH1	
30	PA9	I/O	TIM1_CH2	
35	VSS	Power		
36	VDD	Power		
38	PA15	I/O	TIM2_CH1	
39	PB3	I/O	TIM2_CH2	
40	PB4	I/O	TIM3_CH1	
41	PB5	I/O	TIM3_CH2	
42	PB6	I/O	USART1_TX	
43	PB7	I/O	USART1_RX	
44	BOOT0	Boot		
45	PB8	I/O	I2C1_SCL	
46	PB9	I/O	I2C1_SDA	
47	VSS	Power		
48	VDD	Power		

## 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

### 5.1. ADC1

mode: IN0

mode: IN1

mode: IN2

mode: IN3

mode: IN4

mode: IN5

mode: IN6

mode: IN7

#### 5.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

##### ADC\_Settings:

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

##### ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion 1

External Trigger Conversion Edge None

Rank 1

Channel Channel 0

Sampling Time 1.5 Cycles

##### ADC\_Injected\_ConversionMode:

Number Of Conversions 0

##### WatchDog:

Enable Analog WatchDog Mode false

### 5.2. I2C1

## I2C: I2C

### 5.2.1. Parameter Settings:

#### Master Features:

I2C Speed Mode	Standard Mode
I2C Clock Speed (Hz)	100000

#### Slave Features:

Clock No Stretch Mode	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

## 5.3. RCC

### High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 5.3.1. Parameter Settings:

#### System Parameters:

VDD voltage (V)	3.3
Prefetch Buffer	Enabled
Flash Latency(WS)	2 WS (3 CPU cycle)

#### RCC Parameters:

HSI Calibration Value	16
-----------------------	----

## 5.4. SYS

### Timebase Source: SysTick

## 5.5. TIM1

### Combined Channels: Encoder Mode

#### 5.5.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Encoder:

Encoder Mode	Encoder Mode T11
--------------	------------------

\_\_\_\_ Parameters for Channel 1 \_\_\_\_

Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

\_\_\_\_ Parameters for Channel 2 \_\_\_\_

Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

## 5.6. TIM2

### Combined Channels: Encoder Mode

#### 5.6.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

##### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

##### Encoder:

Encoder Mode	Encoder Mode T11
--------------	------------------

\_\_\_\_ Parameters for Channel 1 \_\_\_\_

Polarity	Rising Edge
IC Selection	Direct

Prescaler Division Ratio	No division
Input Filter	0
____ Parameters for Channel 2 ____	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

## 5.7. TIM3

**Channel1: PWM Generation CH1**

**Channel2: PWM Generation CH2**

**Channel3: PWM Generation CH3**

**Channel4: PWM Generation CH4**

### 5.7.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High



#### PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

## 5.8. USART1

### Mode: Asynchronous

#### 5.8.1. Parameter Settings:

##### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

##### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

\* User modified value

## 6. System Configuration

### 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA0-WKUP	ADC1_IN0	Analog mode	n/a	n/a	
	PA1	ADC1_IN1	Analog mode	n/a	n/a	
	PA2	ADC1_IN2	Analog mode	n/a	n/a	
	PA3	ADC1_IN3	Analog mode	n/a	n/a	
	PA4	ADC1_IN4	Analog mode	n/a	n/a	
	PA5	ADC1_IN5	Analog mode	n/a	n/a	
	PA6	ADC1_IN6	Analog mode	n/a	n/a	
	PA7	ADC1_IN7	Analog mode	n/a	n/a	
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	n/a	High *	
	PB9	I2C1_SDA	Alternate Function Open Drain	n/a	High *	
RCC	PD0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PD1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Input mode	No pull-up and no pull-down	n/a	
	PA9	TIM1_CH2	Input mode	No pull-up and no pull-down	n/a	
TIM2	PA15	TIM2_CH1	Input mode	No pull-up and no pull-down	n/a	
	PB3	TIM2_CH2	Input mode	No pull-up and no pull-down	n/a	
TIM3	PB0	TIM3_CH3	Alternate Function Push Pull	n/a	Low	
	PB1	TIM3_CH4	Alternate Function Push Pull	n/a	Low	
	PB4	TIM3_CH1	Alternate Function Push Pull	n/a	Low	
	PB5	TIM3_CH2	Alternate Function Push Pull	n/a	Low	
USART1	PB6	USART1_TX	Alternate Function Push Pull	n/a	High *	
	PB7	USART1_RX	Input mode	No pull-up and no pull-down	n/a	

### 6.2. DMA configuration

nothing configured in DMA service

### 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
System tick timer	true	0	0
Non maskable interrupt		unused	
Hard fault interrupt		unused	
Memory management fault		unused	
Prefetch fault, memory access fault		unused	
Undefined instruction or illegal state		unused	
Debug monitor		unused	
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt		unused	
ADC1 and ADC2 global interrupts		unused	
TIM1 break interrupt		unused	
TIM1 update interrupt		unused	
TIM1 trigger and commutation interrupts		unused	
TIM1 capture compare interrupt		unused	
TIM2 global interrupt		unused	
TIM3 global interrupt		unused	
I2C1 event interrupt		unused	
I2C1 error interrupt		unused	
USART1 global interrupt		unused	

\* User modified value

## ***7. Power Plugin report***

### 7.1. Microcontroller Selection

Series	STM32F1
Line	STM32F103
MCU	STM32F103C8Tx
Datasheet	13587_Rev17

### 7.2. Parameter Selection

Temperature	25
Vdd	3.3

## 8. Software Project

### 8.1. Project Settings

Name	Value
Project Name	linefollower
Project Folder	C:\Users\Vycka\Desktop\encoderstm32f103
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F1 V1.3.1

### 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No