03 2019.

clk_n

reset

Benchmark "flipflop_1". Time was Sun Sep 1 11:10:03 2019.

Network structure visualized by ABC

y bL_in cL_in dL_in eL_in

The network contains 5 logic nodes and 4 latches.

