

# SpinalHDL

A Modern Solution for Hardware Coding

# Contents


- Better Verilog
  - Data Types
  - Component Hierarchy
  - BlackBox
- Advanced Features of SpinalHDL
- Reconstruct RTL
  - Take VexRiscv Core as an Example

Section 1

# Better RTL

# Data Types

- Strong typing
  - Bits / UInt / SInt
  - Enum / Bool
- Structural types
  - Bundle
  - Vec
  - ...
- Register
  - Reg(Data) init 1



# Object-Oriented Types

```
5 class Color() extends Bundle {
6   val r, g, b = Bits( width= 8 bits)
7   def isBlack: Bool = r == 0 & g == 0 & b == 0
8   def isWhite: Bool = r == 255 & g == 255 & b == 255
9 }
10
11 trait Transparent {
12   val a = Bits( width= 8 bits)
13   def isTransparent: Bool = a == 255
14 }
15
16 case class MyRGBA() extends Color with Transparent
17
18 case class MyRGB() extends Color
19
20 class MyTop extends Component {
21   val io = new Bundle {
22     val videoIn = in (MyRGBA())
23     val videoOut = out (MyRGB())
24     val colorful = out Bool()
25   }
26
27   val vin = io.videoIn
28   val vBuf = RegNextWhen(vin.r ## vin.g ## vin.b, ! vin.isTransparent) in
29   val colorful = RegNextWhen((! vin.isBlack) & ! vin.isWhite, ! vin.isTra
30
31   io.videoOut.r := vBuf(23 downto 16)
32   io.videoOut.g := vBuf(15 downto 8)
33   io.videoOut.b := vBuf(7 downto 0)
34   io.colorful := colorful
35 }
```

```
module MyTop (
  input [7:0] vin_r,
  input [7:0] vin_g,
  input [7:0] vin_b,
  input [7:0] vin_a,
  output [7:0] io_videoOut_r,
  output [7:0] io_videoOut_g,
  output [7:0] io_videoOut_b,
  output io_colorful,
  input clk,
  input reset);
  reg [23:0] vBuf;
  reg colorful;
  assign io_videoOut_r = vBuf[23 : 16];
  assign io_videoOut_g = vBuf[15 : 8];
  assign io_videoOut_b = vBuf[7 : 0];
  assign io_colorful = colorful;
  always @ (posedge clk or posedge reset) begin
    if (reset) begin
      vBuf <= (24'b000000000000000000000000);
    end else begin
      if((! (vin_a == (8'b1111111))))begin
        vBuf <= {{vin_r,vin_g},vin_b};
      end
    end
  end

  always @ (posedge clk) begin
    if((! (vin_a == (8'b1111111))))begin
      colorful <= ((! (((vin_r == (8'b00000000)) && (vin_g == (8'b00000000)))) &&
    end
  end
endmodule
```

# Component Hierarchy

- Component
  - Statement "module" in Verilog
  - Explicit IO declaration
    - in / out / master / slave
- Area
  - Flexible and light
  - Nested module
  - Clock domain is a special "Area"

```
47 class UartCtrl extends Component {  
48  
49     val timer = new Area {  
50         val counter = Reg(UInt( width= 8 bit))  
51         val tick = counter == 0  
52         counter := counter - 1  
53         when(tick) {  
54             counter := 100  
55         }  
56     }  
57  
58     val tickCounter = new Area {  
59         val value = Reg(UInt( width= 3 bit))  
60         val reset = False  
61         when(timer.tick) {           // Refer to the tick from timer area  
62             value := value + 1  
63         }  
64         when(reset) {  
65             value := 0  
66         }  
67     }  
68  
69     val stateMachine = new Area {  
70  
71     }  
72 }
```

# Interact with Verilog/VHDL

```
80 class Ram(wordCount: Int) extends BlackBox{
81   val io = new Bundle{
82     val clk = in Bool
83     val addr = in UInt(32 bits)
84     // ...
85   }
86   addGeneric( name= "wordcount", wordCount)
87   noIoPrefix() // remove io_ prefix
88   mapClockDomain(clock=io.clk) // map to the current clockDomain
89 }
```

Section 2

# Advanced Features



# Bus: a More Complex Bundle


- Abstract Bus Interface
- Stream / Flow
  - &#x2013;StreamFIFO (CDC)
- Built-in Bus Protocol
  - &#x2013;Avalon
  - &#x2013;AHB / APB / AXI

```
67 import spinal.lib.bus.amba4.axi._
68 import spinal.lib._
69
70 case class Axi4(config: Axi4Config) extends Bundle with IMasterSlave {
71   val aw = Stream(Axi4Aw(config))
72   val w = Stream(Axi4W(config))
73   val b = Stream(Axi4B(config))
74   val ar = Stream(Axi4Ar(config))
75   val r = Stream(Axi4R(config))
76
77   override def asMaster(): Unit = {
78     master(ar,aw,w)
79     slave(r,b)
80   }
81 }
82
83 class Top extends Component {
84   val axiConfig = Axi4Config(
85     addressWidth = 32,
86     dataWidth = 32,
87     idWidth = 4
88   )
89   val axiX = Axi4(axiConfig)
90   val axiY = Axi4(axiConfig)
91
92   when(axiY.aw.valid){
93     // ...
94   }
95 }
```

# Finite State Machine

- FSMs could be defined with regular syntax (Enum, Switch)
- You can also use a much more friendly syntax, fully integrated, with following features :
  - &#x2022;onEntry / onExit / whenIsActive / whenIsNext blocs
  - &#x2022;State with inner FSM
  - &#x2022;State with multiple inner FSM (parallel execution)
  - &#x2022;Delay state
  - &#x2022;You can extend the syntax by defining new state types

# Finite State Machine




```
47 import spinal.lib.fsm._
48
49 class TopLevel extends Component {
50   val io = new Bundle{
51     val result = out Bool
52   }
53
54   val fsm = new StateMachine{
55     val stateA = new State with EntryPoint
56     val stateB = new State
57     val stateC = new State
58
59     val counter = Reg(UInt( width = 8 bits)) init (0)
60     io.result := False
61
62     stateA
63     .whenIsActive (goto(stateB))
64
65     stateB
66     .onEntry(counter := 0)
67     .whenIsActive {
68       counter := counter + 1
69       when(counter === 4){
70         goto(stateC)
71       }
72     }
73     .onExit(io.result := True)
74
75     stateC
76     .whenIsActive (goto(stateA))
77   }
78 }
79
```

# Signal Latency Automatic Inference

- LatencyAnalysis(paths : Node\*)

&#x2192;return: Int

&#x2192;Return the shortest path,in term of cycle, that travel through all nodes, from the first one to the last one




# Signal Latency Automatic Inference

```
49 object MatchLatency {  
50  
51   // Match arrival time of 2 signals with _vld  
52   def apply[A <: Data, B <: Data](common_vld: Bool, a_vld : Bool, a : A, b_vld : Bool, b : B) : (Bool, A, B) = {  
53  
54     val a_latency = LatencyAnalysis(common_vld, a_vld)  
55     val b_latency = LatencyAnalysis(common_vld, b_vld)  
56  
57     if (a_latency > b_latency) {  
58       (a_vld, a, Delay(b, cycleCount = a_latency - b_latency) )  
59     }  
60     else if (b_latency > a_latency) {  
61       (b_vld, Delay(a, cycleCount = b_latency - a_latency), b )  
62     }  
63     else {  
64       (a_vld, a, b)  
65     }  
66   }  
67 }
```

Section 3

# Reconstruct RTL - VexRiscv

# A Traditional CPU with Many Stages



pipeline.v in RIDECORE has 1931 lines.


# Stage & Stageable

- `trait Stageable[T<: Data](_dataType: => T) extends ...`
- `class Stage() extends Area`
  - `def outsideCondScope[T](that: => T): T = ...`
  - `def input[T<: Data](key: Stageable[T]): T = ...`
  - `def output[T <: Data](key : Stageable[T]) : T = ...`
  - `def insert[T<: Data](key: Stageable[T]): T = ...`
  - `val arbitration = ...`
  - `def inputInit[T<: BaseType](stageable: Stageable[T], initValue: T) = ...`



# Stage & Stageable

- `//Global definition of the Programm Counter concept`
- `object PC extends Stageable(UInt(32 bits))`
- `//Somewhere in the PcManager plugin`
- `fetch.insert(PC) := X`
- `//Somewhere in the MachineCsr plugin`
- `Y := writeBack.input(PC)`



# Pipeline

- `trait Pipeline`
  - &#x20; `val` pulgins = ArrayBuffer[Plugin[T]]()
  - &#x20; `val` stages = ArrayBuffer[Stage]()
  - &#x20; `def` build(): Unit = ...

# RegFilePlugin

- ```
trait Plugin[T <: Pipeline]  
  &#223; def plug[T <: Area](area : T) : T =  
    {area.setCompositeName(stage,getName()).reflectNames();area}
```
- ```
val readStage = if(readInExecute) execute else decode
```
- ```
val writeStage = if(writeRfInMemoryStage) memory else stages.last
```
- ```
val global = pipeline plug new Area { ... }
```
- ```
readStage plug new Area { ... }
```
- ```
writeStage plug new Area { ... }
```

# Beyond the Code

Why must the **front-end RTL** and the **circuit** have the **same architecture**?