Namo


Lab-3:

EP1749096

SHEIKH SAAD HUSSAIN

Logic Design of Arithmetic Circuits

Submitted to:



EP1749096

Name

Lab-3:

SHEIKH SAAD HUSSAIN

Logic Design of Arithmetic Circuits

Submitted to: Sir Hussain Saleem (Assistant Professor / Course Incharge) Department of Computer Science, UBIT, University of Karachi.

The Look ahead cooking adder: Desivations 616(a Cupul: 111 Opt: 13 Cout 17 Cont 616 (d M. Hamya

Lab-3:

Logic Design of Arithmetic Circuits

EP1749096 SHEIKH SAAD HUSSAIN Submitted to: Sir Hussain Saleem (Assistant Professor / Course Incharge) Department of Computer Science, UBIT, University of Karachi.

Carry Propagation! Carry Crenexation. FA-1 FAR FA3 : AsBacina FAY a AuBy Ciny G> CPu= AutBu

EP1749096

Namo

Lab-3:

Logic Design of Arithmetic Circuits

SHEIKH SAAD HUSSAIN

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.


Desivations FA-1: Coul = eg + ep Cin1 FA-7: Cinz = Couts Cout 2 = Cg 2 + Cp2 Cin2 = Cg2 + Cp2 Couts = Cg2+Gp2 Cg, +Cp2 Cpi Cini FA-3: Cin = Coutz Couls = Cg3+Cp3 (Cg2+ Cp2G1+Cp2 Cp, Cin1) 2 Cg3 + Cp3 Cg2 + Cp3 Cp2 Cg, + Cp3 CP2 CR Cin1 FA-4= Cin = Couls Couly = Cgy + Cpy Cg3 + Cp, Cp3 Cg2 + Cpy Cp3 Cp2 Cg CouCosCo, Co, Cin, M. Kamza Products Lab-3:

Logic Design of Arithmetic Circuits

SHEIKH SAAD HUSSAIN EP1749096

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.

Derivation diagram



Name


Lab-3:

Logic Design of Arithmetic Circuits

SHEIKH SAAD HUSSAIN

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.

Look-Ahead Carry Adder




Lab-3:

SHEIKH SAAD HUSSAIN

Logic Design of Arithmetic Circuits

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.

Ripple Carry Adder



Page 8 of 16

Sunday, March 17, 2019 (1:49:15 PM)

Seat No.

Namo

Lab-3:

Logic Design of Arithmetic Circuits
Submitted to:

EP1749096

SHEIKH SAAD HUSSAIN

Sir Hussain Saleem (Assistant Professor / Course Incharge) Department of Computer Science, UBIT, University of Karachi.

QUESTION:2

Lab-3: Arithematic Circuits. Date; 3-Bit's Pagallel Adders: Page one Expressions Desirations. Ingeds AoBo, A,B, , A,B, outputs: Z = A & B -> 15 Cout = AB Tpt: A,B,Cin (Cin from Cout).
Opt: 2=(AOB)Ocin > 20 Cout = AB + (ABB) Cin. FA-2 = Tpt: A2B2Cin

Opt: \(\pm = (A_2 \overline{B}_2) \overline{D} Cin \rightarrow US

\(C_0 = A_1 B_2 + (A_2 \overline{D}_B_2) Cin \rightarrow 8S

Name


SHEIKH SAAD HUSSAIN

Lab-3:

Logic Design of Arithmetic Circuits

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.

3 bit parallel adder



Name

Lab-3:

EP1749096 SHEIKH SAAD HUSSAIN Logic Design of Arithmetic Circuits

4-Bit Possallel Subtractor.	
HS-1: Tot: (BOF) F	A). Ao
FS-1: Bpt: (Bi®)	FA) AI
FS-20 2pt: (B207) Opt: S2	A) A2
FS-3: 8pt: (B30) opt: S3	

Logic Design of Arithmetic Circuits


Lab-3:

EP1749096

SHEIKH SAAD HUSSAIN

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.

4 Bit parallel subtractor



Name

Lab-3:

EP1749096

SHEIKH SAAD HUSSAIN

Logic Design of Arithmetic Circuits

d's	Comp	Method	908	Sub-traction	Date:_	
Day (No english (1)	grans.	
FA-1 :	Upa	AOBO	, Cin			
76	Opt	乞,	Co	-> 1S	10)00	
	Arga	637)	1111	44010)-2		1.51
PAZ:	Bugt	Cin	AB.			
	Out	4	,60	->25		
FA:3:	Rot	Cin	AB,			
	061	٤,	Co	->45		
		1	11-150			
FA-4= (Empt	o Cin	AB ₃			
	Out	٤,	Lo	→8×		

Name


SHEIKH SAAD HUSSAIN

Lab-3:

Logic Design of Arithmetic Circuits

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.

1s complement method for subtraction



Name

Lab-3:

Logic Design of Arithmetic Circuits

EP1749096

SHEIKH SAAD HUSSAIN

Bived	dional	4 bit adder
*FA-1	DPt Opt	ABYCin & Co - 15
FA-2	Opt Opt	4, B, y, Cin 200 - 25
FA-3	Dpt Opt	AzBzYzCin ZCO — 4s
FA-4	Spt Opt	A3B3Y3Cin 2,Co - 85


Name

Lab-3:

EP1749096

SHEIKH SAAD HUSSAIN

Logic Design of Arithmetic Circuits



Logic Design of Arithmetic Circuits

Lab-3:

EP1749096

SHEIKH SAAD HUSSAIN

Submitted to:
Sir Hussain Saleem (Assistant Professor / Course Incharge)
Department of Computer Science, UBIT, University of Karachi.

NxN Multiplication

