ELEC-3500 Lab #6

Verilog labs 6 and 8

Date:	Section: B1 Fri/B2 Wed/B3 Thu/B4 Tue/B5 Mon
Partner 1 Name:	Student #:
Partner 1 Name:	Student #:

	Partner 1	Partner 2		
Attendance				
	/70 (total)			
	Lab 6 1-1			
	Lab 6 1-2			
	Lab 6 1-3			
In Lab Demo:	Lab 6 1-4			
Checked By:	Lab 6 1-5			
Checked by	Lab 6 2-1			
	Lab 6 2-3			
	Lab 8 1-1			
	Lab 8 1-2			
	Lab 8 2-1			
Code and Questions: Checked By:	/20	/20		
Finished in Lab Checked By:	/10	/10		
Total:	/100	/100		