

# ELEC-3500 Lab #6

## Verilog labs 6 and 8

Date: \_\_\_\_\_ Section: B1 Fri/B2 Wed/B3 Thu/B4 Tue/B5 Mon

Partner 1 Name: \_\_\_\_\_ Student #: \_\_\_\_\_

Partner 1 Name: \_\_\_\_\_ Student #: \_\_\_\_\_

	Partner 1	Partner 2
Attendance		
In Lab Demo: Checked By: _____	_____/70 (total)	
	Lab 6 1-1	_____/7
	Lab 6 1-2	_____/7
	Lab 6 1-3	_____/7
	Lab 6 1-4	_____/7
	Lab 6 1-5	_____/7
	Lab 6 2-1	_____/7
	Lab 6 2-3	_____/7
	Lab 8 1-1	_____/7
	Lab 8 1-2	_____/7
	Lab 8 2-1	_____/7
Code and Questions: Checked By: _____	_____/20	_____/20
Finished in Lab Checked By: _____	_____/10	_____/10
Total:	_____/100	_____/100