{"payload":{"header_redesign_enabled":false,"results":[{"id":"48206050","archived":false,"color":"#b2b7f8","followers":7,"has_funding_file":false,"hl_name":"Saanlima/Pipistrello","hl_trunc_description":"Pipistrello FPGA board by Saanlima Electronics","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":48206050,"name":"Pipistrello","owner_id":16342332,"owner_login":"Saanlima","updated_at":"2020-05-15T20:17:18.049Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":57,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASaanlima%252FPipistrello%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Saanlima/Pipistrello/star":{"post":"AwHj9tAYlQItKN3GnMqNfV1b1c5t2vaq6IoxCyFAxx1GL7XuSvUipV_FIutrD08xQYn6DxjXX7aIHxunDaMjSg"},"/Saanlima/Pipistrello/unstar":{"post":"YdEAWZ7ZUvxtSYYkqODWloBu6FdnkDRwFWGdqM6PT14soFAC1T8YpvERbZI--h9X-zPiXgWadnX9tvSATSO8uw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"CJyHTF48dqKlDy-1Y-En-C2yNHV3TYIjbkw6jrhhkcyBEOZXtq-9lawnr71vS1omF0rlc8-GUgnm2ywcwdJ_nA"}}},"title":"Repository search results"}