


# Smart Helemet Prototype Schematic


Title			
Smart Helemet			
Size	Document Number		Rev
B	1		RevA0
Date:	Monday, February 26, 2024		Sheet 1 of 7

# Zync DDR Interface


DDR Routing - Zync -> DDR3L -> VTT Resistors -> bypass capacitors




## Zync DDR Controller Bank 502




## DDR3L Memory




## VTT Terminations and VTT Bypass Caps



VTT Pull Up Terminations "after" the DDR RX  
"VTT is not applied directly to the DDR device. VTT is  
a system supply for signal termination resistors"(DDR  
data sheet)



## DDR CLK differential Termination



## Notes

DDR\_Part:


1. DDR ZQ calibration resistor value of 240[ohms] according to Zynq Design Guide (UG 933) table 5-11
2. DQ Only – Bytes groups swapping is optional on the Memory device size
3. DQ Only – bits in Bytes groups swapping is optional on the Memory device size

Zync\_DDR\_Part:


1. Zync VRN VRP pull up/down values of 80[ohms] according to Zync Design Guide (UG933) table 5-2 ( double the DDR SE trace and voltage of VCCO\_DDR)

## Power

### USB TypeC 3A Power input and LDO for the GSM



## PIMIC Power Management, DDR Power management and POR Button



## Zync PL/PS Power and Decoupling

Zync PS Decoupling capacitors notes:

I recommended capacitors amount, value, size, ESR are taken from DesignGuide933[in case I did not have it, I would use 10uF as bulk, and 100uF per pin]

with the following notes:

1. Values can be larger than specified (DC Voltage derating)
2. Body size can be smaller than specified.
3. ESR must be within the specified range.
4. Voltage rating can be higher than specified (due to voltage derating)

Rule of thumb used when moving to bigger capacitor - increasing the value times 10 (at least)

- According to the 933, can consolidate the bulk caps for:
  - VCCINT and VVCPINT
  - VCCAUX and VCCPAXUX

cannot consolidate the bulk for VCCIO\_MIO0 and VCC MIO1

Bank34 and 35 decoupling notes:  
can consolidate the 100uF bulk into 1 shared bulk for both  
if the 100uF bulk can be also 47uF

for bank 35 can consider using less decups since it has only 2 pins for this ZYNC7007

I VCCBAT

for use with battery in case we need "bitstream encryption" – not used in this project so just connected to the bank 0 voltage of 1.8V


VCCAD C

This pins of internal ADC of 12 bits also called "XADC" and it required filtering the lines with inductors or Ferrite beads

VP, VN


- This is the positive and negative analog inputs that make up the 17th input to the XADC.

VREFN\_0 VREFP\_0 This is the input threshold voltage for Bank 0.



# Zync Programming

## Zync Bank0



## Zync Bank 0 notes:

see UG470 configuration pins

**DONE\_0:**  
indicate the completion of the configuration sequence  
OPEN-DRAIN Output (there is internal resistor so the 4k7 is optional addition)

**INIT\_B\_0**  
Active Low FPGA init or configuration error pin - connected to 4k7 pull up to VCC\_0

**PROGRAM\_B:**  
Program\_B\_0 is Active Low Reset to the FPGA (FPGA Reset Button)

**CFGV\_G\_0 (config bank voltage select):**  
VCCO\_0 (vcc bank0) is +3V3 => CFGV\_G\_0 = 1 (connected to VCCO\_0)

VN\_0/VP\_0 = 0 (internal ADC inputs) - not used  
DXP\_0/DXN\_0 - temp meas pins (not recommended) - not used  
VREFP/VREFN - reference inputs for the internal ADC - not used (different symbol here)

## Xtal notes:

F0 = 12MHz  
C0 = 5pF  
ESR = 120ohm

Rext = 10% from:  
 $1/(2 \cdot \pi \cdot F0 \cdot C0) = 1326$   
Rext = 130ohm (can use 100ohm)


C3 is the stray capacitance and it's 3-5pF  
CL = CL1 = CL2 = 2 \cdot (C0 - C3) = 10-14pF  
Will use CL1=CL2 = 30pF because of:  
\* DC voltage derating  
\* Capacitance Tolerance  
\* XTAL Manufacturer recommendations

## EEPROM


EECLK R value could be edited later

The EEPROM is programmable in-circuit over USB using a utility program called FT\_PROG.

## Optional JTAG Header




## FTDI JTAG Programmer USB to JTAG and USB To UART



## Zync PS Banks & Boot

## PS Bank 0



PS Bank0 notes:

Pins MIO 3-8 are configuration Boot pins  
MIO3-5 set the boot mode

```

Default boot from QSPI:
MIO 3 '0' (DQ1_M1) sw1-6 Close
MIO 4 '0' (DQ2_M2) sw2-5 Close
MIO 5 '1' (DQ3_M3) sw3-4 Open

```

```
Additional JTAG Boot 1 for debug:
From USB through FDI JTAG output:
MIO 3 '0' (DQ1_M1) sw1-6 Close
MIO 4 '0' (DQ2_M2) sw2-5 Close
MIO 5 '0' (DQ3_M3) sw3-4 Close
```


Additional JTAG Boot 2 for debug:  
From JTAG Header through Xilinx red BOX("Xilinx Platform Cable) or "Digilent JTAG Cable":

Place DNP 22 ohm resistors near the JTAG Header, and:  
MIO 3 '0' (DQ1\_M1) sw1-6 Close  
MIO 4 '0' (DQ2\_M2) sw2-5 Close  
MIO 5 '0' (DQ3\_M3) sw3-4 Close


MIO7 and MIO8 are Dual use pins that are shared with the highspeed QSPI/NAND/DRAM  
MIO7\_500 Pul down with 20K=> set MIO\_BANK0 VCCO\_MIO0 to +3V3

MIO8\_500 Pull up with 20K to 3+3.3V => set MIO\_BANK1 to +1V8

## PS Bank 1




## EMMC Memory




EMMC Notes  
SD\_EMMC\_CLK arriving after series 22ohm series termination from the Zynq  
EMMC Pull ups values from: "Recommended PCB Routing Guidelines for SHM eMMC.pdf"


PS CLK 33MHz



## QSPI Flash Memory




## Boot Config Dip Switch




Title			
Zync PS Banks & Boot Circuits			
Size B	Document Number		Rev
	5		RevA0
Date:	Monday, February 26, 2024	Sheet	5 of 7


# USB High-Speed OTG Circuit




## Bank 34, muRata BT/WiFi




Microphone sensor



## Bank 35 and GSM circuit for SMS support



Motion sensor



Title			
Zync PL, GSM, muRata & Sensors			
Size C	Document Number	Rev	
	7	RevA0	
Date:	Monday, February 26, 2024	Sheet	7 of 7