



Zync DDR Interface

DDR Routing - Zync -> DDR3L -> VTT Resistors -> bypass capcitors




Power


USB TypeC 3A Power input and LDO for the GSM



Zync PL/PS Power and Decupling



PIMIC Power Management, DDR Power management and POR Button



POWER


ROWER

See Document Number


Pow D 3

Zync Bank0 Rblue = 420 hm, P > 0.004W D8 LED Blue XC7Z007-1CLG225C MOSEET N T2V7002AKIM

Zync Programming



FTDI JTAG Programmer USB to JTAG and USB To UART



Zync Bank 0 notes:

see UG470 configuration pins

DONE_0: indicate the completion of the configuration sequence OPEN-DRAIN Output(there is internal resistors of the 4k7 is optional

INIT_B_0
Active Low FPGA init or configuration error pin – connected to 4k7 pull up to VCC_O

PROGRAM_B:
ProgramB_0 is Active Low Reset to the FPGA(FPGA Reset Button)

CFGBVG_0(config bank voltage select):
VCCO_0 (vcc bank0) is +3V3 => CFGBVG_0 = 1 (conneccted to VCCO_0)

VN_0/VP_0 = 0 (internal ADC inpputs) - not used DXP_0/DXN_0 - temp meas pins(old option, not recommended) - not

vsed VREFP./ REFN - reference inputs for the internal ADC - not used (differnt symbol here)

Xtal notes:

F0 = 12 MHz C0 = 5pF ESR = 120ohm

Rext = 10% from: 1/(2*pi*F0*C0) = 1326 Rext = 130ohm (can use 100ohm)


CS is the straw capacitace and it's 3-5PF CL= CL1 = CL2 = 2°(C0 - C5) = 10-14pF Will use CL1=CL2 = 30PF because of:


- * DC voltage derating * Capacitance Tolerance
- * XTAL Manufacturer recommendations


EECLK R value could be edites later

The EEPROM is programmable in-circuit over USB using a utility program called FT_PROG.


Title			
	Zync Programming		
Size C	Document Number		Rev
	4		Rev








Microphone sensor



Bank 35 and GSM circuit for SMS support



Motion sensor

