


Question Paper

Degree & Branch	B.Tech. Information Technology	Semester	IV
Subject Code & Name	UIT1403 - MICROPROCESSORS AND MICROCONTROLLERS		
Time: 90 Minutes Date: 06-06-2022	Answer Key	Maximum: 50 Marks	


Part – A (6 × 2 = 12 Marks)

Q.no	Questions	
1	Name four major differences between a Microprocessor and Microcontroller.	
	Microprocessor	Microcontroller
	Microprocessor assimilates the function of a central processing unit (CPU) on to a single integrated circuit (IC).	Microcontroller can be considered as a small computer which has a processor and some other components to make it a computer.
	Computational capacity of microprocessor is very high. Hence can perform complex tasks.	Less computational capacity when compared to microprocessors. Usually used for simpler tasks.
	The clock frequency is very high usually in the order of Giga Hertz.	Clock frequency is less usually in the order of Mega Hertz.
2	Have few bit manipulation instructions	Bit manipulation is powerful and widely used feature in microcontrollers. They have numerous bit manipulation instructions.
	Find the time taken to execute an ADD A, R1 one cycle Instruction if crystal frequency is 16 MHZ.	
3	Number of Cycles = C = 1	
	Time to Execute the Instruction = (C * 12) / Crystal Frequency = 0.75 Microseconds.	
3	Write an 8051 program to find 2's complement of a Number.	

	<div>MOV A, #02H CPL A ADD A, #1</div>																												
4	<div>Name the 8051 Registers associated with Timer.</div> <div>TL0, TL1, TH0, TH1, TMOD, TCON</div> <div>8 Bit Registers</div>																												
5	<div>Draw the diagram of Processor Status Word in 8051.</div> <div><table><tr><td>CY</td><td>AC</td><td>F0</td><td>RS1</td><td>RS0</td><td>OV</td><td>--</td><td>P</td></tr></table><div><div>CY PSW.7</div><div>AC PSW.6</div><div>-- PSW.5</div><div>RS1 PSW.4</div><div>RS0 PSW.3</div><div>OV PSW.2</div><div>-- PSW.1</div><div>P PSW.0</div><div>Carry flag, Auxiliary carry flag Available to the user for general purpose Register Bank selector bit 1. Register Bank selector bit 0. Overflow flag. User definable bit. Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of 1 bits in the accumulator.</div></div><div><table><tr><th>RS1</th><th>RS0</th><th>Register Bank</th><th>Address</th></tr><tr><td>0</td><td>0</td><td>0</td><td>00H – 07H</td></tr><tr><td>0</td><td>1</td><td>1</td><td>08H – 0FH</td></tr><tr><td>1</td><td>0</td><td>2</td><td>10H – 17H</td></tr><tr><td>1</td><td>1</td><td>3</td><td>18H – 1FH</td></tr></table></div><div></div></div>	CY	AC	F0	RS1	RS0	OV	--	P	RS1	RS0	Register Bank	Address	0	0	0	00H – 07H	0	1	1	08H – 0FH	1	0	2	10H – 17H	1	1	3	18H – 1FH
CY	AC	F0	RS1	RS0	OV	--	P																						
RS1	RS0	Register Bank	Address																										
0	0	0	00H – 07H																										
0	1	1	08H – 0FH																										
1	0	2	10H – 17H																										
1	1	3	18H – 1FH																										
6	<div>Illustrate the DJNZ Instruction in 8051.</div> <div>DJNZ instruction (decrement and jump if not zero) is for loop control.</div> <div>MOV R7, #10</div> <div>LOOP: (begin loop)</div> <div>(end loop)</div> <div>DJNZ R7, LOOP</div> <div>(continue)</div>																												

Part – B (3 × 6 = 18 Marks)

7	Write an 8051 program to subtract (A – B) where A = EEEEH, B = FFFFH CLR C MOV DPTR, #8500H MOV R0, #00H MOV R1, #EEH
---	---

	<pre> MOV R2, #EEH MOV R3, #FFH MOV R4, #FFFH MOV A, R1 SUBB A, R3 MOV @DPTR, A INR DPTR MOV A, R2 SUBB A, R4 MOV @DPTR, A JNC L1 INR R0 L1: INR DPTR MOV A, R0 MOV @DPTR, A L2: SJMP L2 </pre>
8	<p>Explain about any 3 Bit addressable special function register other than Ports.</p> <p>Register:</p> <p>TCON, SCON, B, A, PSW, IP, IE</p> <p>Explain above reg in detail.</p>
9	<p>Explain about the 8051 Signals.</p> <p>RESET, PSEN, ALE, EA, XTAL1, INT0</p> <h2 style="text-align: center;">IMPORTANT PINS</h2> <ul style="list-style-type: none"> • PSEN (out): Program Store Enable, the read signal for external program memory (active low). • ALE (out): Address Latch Enable, to latch address outputs at Port0 and Port2 • EA (in): External Access Enable, active low to access external program memory locations 0 to 4K • RXD, TXD: UART pins for serial I/O on Port 3 • XTAL1 & XTAL2: Crystal inputs for internal oscillator. 

Pins of 8051

- RST (pin 9) : reset
 - input pin and active high (normally low) .
 - The high pulse must be high at least 2 machine cycles.
 - power-on reset.
 - Upon applying a high pulse to RST, the microcontroller will reset and all values in registers will be lost.
 - Reset values of some 8051 registers
 - power-on reset circuit



INT0 – External Interrupt 0.

Part – C ($2 \times 10 = 20$ Marks)

Explain the architecture of 8051 with a neat diagram

Block Diagram





Diagram: 5 Marks
Key features : 5 Marks

Or

Discuss on different addressing modes of 8051 with suitable Examples.

11



Explain about the following Instructions
SJMP, AJMP, LJMP, CALL, CJNE

Marks: $5 * 2 = 10$ Marks

- SJMP instructionspecifiesthe destinationaddress as a relative offset
- Two bytes long
- The jump distance is limited to -128 to +127 bytes relative to the address following the SJMP
- LJMP instructionspecifiesthe destinationaddress as a 16-bit constant
- Three bytes long
- AJMP instruction specifies the destination address as an 11-bit constant
- Two bytes long
- Destination must be within the same 2K block as the instruction following the AJMP
- Since there is 64K of code memory space, there are 32 such blocks, each beginning at a 2K address boundary
- Programmer specifies the destination address as a label or as a 16-bit constant.
- If the format required by the instruction will not support the distance to the specified destination address, a "destination out of range" message is given.



12

Subroutines and Interrupts

- Two variations of the CALL instruction: ACALL and LCALL, using absolute and long addressing, respectively.
- Generic CALL mnemonic may be used with Intel's assembler
- Either instruction pushes the content of the program counter on the stack and loads the program counter with the address specified in the instruction
- PC will contain the address of the instruction *following* the CALL instruction when it gets pushed on the stack
- PC is pushed on the stack low-byte first, high-byte second.
- LCALL and ACALL instructions have the same restrictions on the destination address as the LJMP and AJMP instructions just discussed.



- The CJNE instruction (compare and jump if not equal) is also used for loop control. Two bytes are specified in the operand field of the instruction, and the jump is executed only if the two bytes are not equal.

CJNE A, #03H, SKIP
SJMP TERMINATE

SKIP: (continue)



Or

13 Explain about Internal and External Memory Organization of 8051 Microcontroller.




Figure 2. MCS®-51 Memory Structure

8051 memory-register map

