# UCS1502 - MICROPROCESSORS AND INTERFACING

### **SFR**

S. Angel Deborah Assistant Professor, Dept. of CSE



# **Learning Objective**

- To understand the SFRs
- To understand its purpose




### **Overview**

- TL0,TH0,TL1,TH1
- TCON
- TMOD
- IP
- IE
- SBUF
- SCON
- PCON




# Timer 0 & 1





### **TCON**





# **TCON**

#### TCON (Timer/Counter) Register (Bit-addressable)

D7

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
TF1	TCON.	hai 1 c the	Timer 1 overflow flag. Set by hardware when timer/counter 1 overflows. Cleared by hardware as the processor vectors to the interrupt service routine						
TR1	TCON.		Timer 1 run control bit. Set/cleared by software to turn timer/counter 1 on/off						
TF0	TCON.	hai ove pro	Timer 0 overflow flag. Set by hardware when timer/counter 0 overflows. Cleared by hardware as the processor vectors to the interrupt service routine						
TR0	TCON.		ner 0 ru tware t						



# **TCON**

#### TCON (Timer/Counter) Register (Bit-addressable) (cont')

IE1	TCON.3	External interrupt 1 edge flag. Set by CPU when the external interrupt edge (H-to-L transition) is detected. Cleared by CPU when the interrupt is processed
IT1	TCON.2	Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low-level triggered external interrupt
IE0	TCON.1	External interrupt 0 edge flag. Set by CPU when the external interrupt edge (H-to-L transition) is detected. Cleared by CPU when the interrupt is processed
IT0	TCON.0	Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low- level triggered external interrupt



### **TMOD**

(MSB) (LSB) **GATE** C/T M1 **GATE** M0C/TMI M0**PROGRAMMING** Timer1 Timer0 **TIMERS** Mode M1 / M0 Operating Mode TMOD 13-bit timer mode 0 0 0 Register 8-bit timer/counter THx with TLx as 5-bit (cont') prescaler 16-bit timer mode 0 1 1 16-bit timer/counter THx and TLx are cascaded; there is no prescaler 1 8-bit auto reload 0 Gating control when set. 8-bit auto reload timer/counter: THx holds a Timer/counter is enable value which is to be reloaded TLx each time only while the INTx pin is it overfolws high and the TRx control Split timer mode pin is set When cleared, the timer is Timer or counter selected enabled whenever the TRx Cleared for timer operation (input from internal control bit is set system clock) Set for counter operation (input from Tx input pin)



### **SBUF**

- SBUF is an 8-bit register used solely for serial communication
  - For a byte data to be transferred via the TxD line, it must be placed in the SBUF register
    - The moment a byte is written into SBUF, it is framed with the start and stop bits and transferred serially via the TxD line
  - SBUF holds the byte of data when it is received by 8051 RxD line
    - When the bits are received serially via RxD, the 8051 deframes it by eliminating the stop and start bits, making a byte out of the data received, and then placing it in SBUF



# **SCON**

	SM0	SM1	SM2	REN	TB8	RB8	ΤI	RI		
SM0 SCON.7 Serial port mode specifier										
SM1 SCON./ Serial port mode specifier SM1 SCON.6 Serial port mode specifier										
	SCON			-		nmunicat	ion			
SM2 SCON.5 Used for multiprocessor communication REN SCON.4 Set/cleared by software to enable/disable reception								otion		
	TB8 SCON.3 Not widely used									
RB8	RB8 SCON.2 Not widely used									
ΤI										
			begin of t	he stop b	it mode 1	. And clea	ared by S	W		
RI	SCON.	0	Receive i	nterrupt f	lag. Set b	y HW at	the			
	begin of the stop bit mode 1. And cleared by SW									
Note.	: M	ake SM2	, TB8, and	l RB8 =0						



### SCON

#### SM0, SM1

They determine the framing of data by specifying the number of bits per character, and the start and stop bits

SM0	SM1			
0	0	Serial Mode 0		
0	1	Serial Mode 1, 8-bi 1 stop bit, 1 start b		
1	0	Serial Mode 2	0.1	11.1.
1	1	Serial Mode 3	mode 1 is erest to us	
40			01 111	erest to us

#### □ SM2

This enables the multiprocessing capability of the 8051



## SCON

#### REN (receive enable)

- It is a bit-adressable register
  - When it is high, it allows 8051 to receive data on RxD pin
  - If low, the receiver is disable

#### TI (transmit interrupt)

- When 8051 finishes the transfer of 8-bit character
  - It raises TI flag to indicate that it is ready to transfer another byte
  - TI bit is raised at the beginning of the stop bit

#### RI (receive interrupt)

- When 8051 receives data serially via RxD, it gets rid of the start and stop bits and places the byte in SBUF register
  - It raises the RI flag bit to indicate that a byte has been received and should be picked up before it is lost
  - RI is raised halfway through the stop bit



IP

#### Interrupt Priority Register (Bit-addressable)

<b>D</b> 7							<b>D</b> 0					
		PT2	PS	PT1	PX1	PT0	PX0					
	IP.7	Reserv	Reserved									
	IP.6	Reserv	Reserved									
PT2	IP.5	Timer 2 interrupt priority bit (8052 only)										
PS	IP.4	Serial port interrupt priority bit										
PT1	IP.3	Timer 1 interrupt priority bit										
PX1	IP.2	External interrupt 1 priority bit										
PT0	IP.1	Timer	Timer 0 interrupt priority bit									
PX0	IP.0	Extern	External interrupt 0 priority bit									

Priority bit=1 assigns high priority

Priority bit=0 assigns low priority



# ΙE

#### IE (Interrupt Enable) Register

D7							D0
EA.		ET2	ES	ET1	EX1	ET0	EX0
				all) must the registe		1 in order effect	
EA	IE.7	Disables	all inte	rrupts			
	IE.6	Not impl	emente	d, reser	ved for	future u	ise
ET2	IE.5	Enables interrupt			er 2 ove	rflow or	capture
ES	IE.4	Enables	or disal	oles the	serial p	ort inter	rupt
ET1	IE.3	Enables	or disal	oles time	er 1 ove	rflow int	terrupt
EX1	IE.2	Enables	or disal	oles exte	ernal int	errupt 1	
ET0	IE.1	Enables	or disal	oles time	er 0 ove	rflow int	terrupt
EX0	IE.0	Enables	or disal	oles exte	ernal int	errupt 0	
							557

### ΙE

- To enable an interrupt, we take the following steps:
  - Bit D7 of the IE register (EA) must be set to high to allow the rest of register to take effect
  - 2. The value of EA
    - If EA = 1, interrupts are enabled and will be responded to if their corresponding bits in IE are high
    - If EA = 0, no interrupt will be responded to, even if the associated bit in the IE register is high



### **PCON**

- PCON register is an 8-bit register
  - ➤ When 8051 is powered up, SMOD is zero
  - We can set it to high by software and thereby double the baud rate

SMOD				GF1	GF0	PD	IDL
------	--	--	--	-----	-----	----	-----



# Summary

- TL0,TH0,TL1,TH1
- TCON
- TMOD
- IP
- IE
- SBUF
- SCON
- PCON



# Check your understanding

• What is the role of TMOD register?



# Thank you

