## Sri Sivasubramaniya Nadar College of Engineering, Kalavakkam – 603 110

## (An Autonomous Institution, Affiliated to Anna University, Chennai)

## **Department of Information Technology**

#### Continuous Assessment Test – II

# **Answer Key**

Degree & Branch	B.Tech. Information Technology	Semester	IV	
Subject Code & Name	UIT1403 – Microprocessors and Microcontrollers			
Time: 90 Minutes Date: 10.05.2022	Answer All Questions	Maximum	: 50 Marks	

(K1 – Remembering, K2- Understanding, K3- Applying, K4- Analyzing, K5- Evaluating, K6 – Creating)

CO1	Write programs to run on 8086 microprocessor based systems.
	Design the system using memory chips and peripheral chips for microprocessor and
CO2	Microcontroller.
CO3	Analyse, Specify. Design, write and test assembly language programs.

 $Part - A (6 \times 2 = 12 Marks)$ 


Q. No.					estions	~ 2 – 12 Marks)	KL	СО	PI
1		memory	y but leav			used to reserve an array of 100 ninitialized and give it a name	K2	CO1	2.1.3
2	and endi interrupt Answer: 10H = 16 = 16 * 4 Starting	ng addre vector ta  (in deci (Segmen Address:	der an assembly statement as INT 10H. What will be the starting addresses for the respective interrupt service routine stored in the stor table?  In decimal)  In decimal (In decimal)  In d			K2	CO3	2.1.3	
3		n is done	on Port A	(i.e. data ł	ous to Por	t A) of 8255 PPI.  Operation	K2	CO3	2.1.3
	0	0		_					
4		vord form D <sub>6</sub> 0		-		elected counter based on the le interval timer. $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	K2	CO2	2.1.3

Fazzi USART is programmed in asynchronous mode, how many stop bits the receiver requires?	5	How many number of vectored priority interrupts are handled by the Intel 8259A Programmable Interrupt Controller when it is connected to the 8086 microprocessor in cascade configuration?  Answer: 64	K2	2	CO2	2.1.3
Explain the following assembler directives with an example.  a) ASSUME b) SEGMENT c) EQU Answer: a) ASSUME (2 Marks) Informs the assembler the name of the program/ data segment that should be used for a specific segment.  General form:  ASSUME segreg: segnam  Segment Register  User defined name of the program are stored in the segment  ASSUME CS: ACODE, DS:ADATA Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment  ADATA  b) SEGMENT (2 Marks)  SEGMENT: Used to indicate the beginning of a code/ data/ stack segment  General form:  Segnam SEGMENT  Program code or Data Defining Statements  Segnam ENDS	6	the receiver requires?  Answer:	K2	2	CO2	2.1.3
Explain the following assembler directives with an example.  a) ASSUME b) SEGMENT c) EQU Answer: a) ASSUME (2 Marks) Informs the assembler the name of the program/ data segment that should be used for a specific segment.  General form:  ASSUME segreg: segnam  Segment Register  User defined name of the program are stored in the segment  ASSUME CS: ACODE, DS:ADATA Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment  ADATA  b) SEGMENT (2 Marks)  SEGMENT: Used to indicate the beginning of a code/ data/ stack segment  General form:  Segnam SEGMENT  Program code or Data Defining Statements  Segnam ENDS		$Part - B (3 \times 6 = 18 \text{ Marks})$				
ASSUME CS: ACODE, DS:ADATA  Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment ADATA  K2 CO2 1.3.1, 1.4.1  B) SEGMENT (2 Marks)  SEGMENT: Used to indicate the beginning of a code/ data/ stack segment  General form:  Segnam SEGMENT  Program code or Data Defining Statements  Segnam ENDS		Explain the following assembler directives with an example.  a) ASSUME b) SEGMENT c) EQU  Answer: a) ASSUME (2 Marks)  Informs the assembler the name of the program/ data segment that should be used specific segment.  General form:  ASSUME segreg: segnam,, segreg: segnam	l for a			
General form:  Segnam SEGMENT  Program code or Data Defining Statements  Segnam ENDS	7	ASSUME CS: ACODE, DS:ADATA  Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment ADATA		K2	CO2	
Segnam SEGMENT  Program code or Data Defining Statements  Segnam ENDS		SEGMENT: Used to indicate the beginning of a code/ data/ stack segment				
Segnam SEGMENT  Program code or Data Defining Statements  Segnam ENDS		General form:				
EQU (Equate) is used to attach a value to a variable		Segnam SEGMENT      Data Defining Statement  Segnam ENDS  c) EQU (2 Marks)	S			

	Example:				
	LOOP EQU 10FEH	Value of variable LOOP is 10FE <sub>H</sub>			
8	<ul> <li>of the following types of inter Answer:</li> <li>Type 0 interrupts: This For cases where the quantum error might occur. (</li> <li>Type 1 interrupts: This interrupt is primarily mark)</li> <li>Type 2 interrupts: also of interrupts are used for interrupts. When this is point. (1 mark)</li> <li>Type 4 interrupts: Also</li> </ul>	s which cause the 8086 microprocessors to perform each rupts: Type 0, Type 1, Type 2, Type 3 and Type 4.  s interrupt is also known as the divide by zero interrupt. notient becomes particularly large to be placed / adjusted 2 marks) s is also known as the single step interrupt. This type of used for debugging purposes in assembly language. (1 known as the non-maskable NMI interrupts. These types for emergency scenarios such as power failure. (1 mark) nese types of interrupts are also known as breakpoint interrupt occurs, a program would execute up to its break to known as overflow interrupts is generally existent after a was performed. (1 mark)	K2	CO2	1.3.1, 1.4.1
9	Answer: (Any two points - 2  Memory Mapped IO  IO is treated as mem  16-bit addressing.  More Decoder Hardy  Can address 2 <sup>15</sup> =64k locations.	IO Mapped IO	K2	CO2	1.3.1, 1.4.1

## $Part - C (2 \times 10 = 20 Marks)$

		1	1	
	a) Write a program to initialize 8255 in the configuration given below.			
	Port A: Output with handshake			
	<ul> <li>Port B: Input with handshake</li> </ul>			
	• Port C <sub>L</sub> : Output			1.3.1,
10	• Port C <sub>U</sub> : Input	K3	CO3	1.4.1,
	Assume address of the control word register of 8255 as 83H.			2.1.3
	Also find the control word for the register arrangement of the ports of Intel 8255. ( <b>5 Marks</b> )			
	Answer:			
	Control Word Register (3 marks)			



#### **Source Program: (2 Marks)**


MOV AL, 0AEH ; Load control word

OUT 83H, AL; Send Control Word


**b)** Write a program to blink Port C bit 0 (i.e.,  $D_0$ ) of the 8255. Assume address of the control word register of 8255 is 23H. Use Bit Set/Reset mode. (**5 Marks**)

#### **Answer:**


### Control Word Register (2½ Marks)



Source Program (2½ Marks)



_	<del>_</del>			1	,
	PROC	DELAY LOCAL			
	ASSUME	CS: CODEP			
	CODEP	SEGMENT			
		MOV CX, BA03H			
	WAIT:	DEC CX			
i		NOP			
		JNZ WAIT			
		RET			
		DELAY ENDP			
	Design and ex	cplain a peripheral device which handles multiple interrupt requests			
	in oni externar	devices.			
	Answer:				
	8259 Feature	s (2 Marks)			
	• 8250 is	a hardware device to support the interrupt mechanism.			
		a nardware device to support the interrupt mechanism.  upport up to 8 vectored priority encoded interrupts to the microprocessor			
		expanded (using more 8259) to accept up to 64 interrupt requests using			
		slaves configuration • possible to mask individual interrupt request.			
	Pins Configura	ation of 8259A (4 Marks)			
		8259A			3.1.1,
12		C 11 DO 180 18	K3	CO2	4.1.3,
	Com	10 Di IRI III Interrupt			5.1.1
	with	$ \begin{array}{c ccccc}  & & & & & & & & & & & & & & \\ \hline  & & & & & & & & & & & & & \\ \hline  & & & & & & & & & & & \\ \hline  & & & & & & & & & & \\ \hline  & & & & & & & & & & \\ \hline  & & & & & & & & & \\ \hline  & & & & & & & & & \\ \hline  & & & & & & & & & \\ \hline  & & & & & & & & & \\ \hline  & & & & & & & & & \\ \hline  & & & & & & & & & \\ \hline  & & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & & & & \\ \hline  & & & & \\ \hline  & & & & \\ \hline  & & & & $			
	CPU	6 D5 IR5 23 devices			
		1R6 24 devices 1R7 25			
		$\frac{27}{1}$ $\frac{A0}{CS}$			
	Contr	$\frac{3}{2}$ $\frac{RD}{WR}$			
	signa	ls SP/EN CASO 13 for multiple			
Í		26 INTA CAS2 15 8259A setup			
	Rlock Disars	n of 8259A (4 Marks)			
	Diver Diagram	I VI VECTI (T MAINS)			



Design and explain a peripheral device which translates serial to parallel and parallel to serial data for synchronous mode of data transmission.

#### **Answer:**

13

#### **USART Features (2 Marks)**

- The INTEL 8251 is the industry standard Universal Synchronous / Asynchronous Receiver/Transmitter (USART) designed for data communications
- The 8251A is a programmable serial communication interface chip designed for synchronous and asynchronous serial data communication.
- The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data character for the CPU

#### Pins Configuration of 8251 (4 Marks)

3.1.1, CO<sub>2</sub> K3 4.1.3, 5.1.1 Pin details

D, ← 2 RsD → 3		27 ↔ D. 26 - V <sub>CC</sub>	Pin	Description
GND← 4		25 - RxC	Da-D,	Parallel data
D,++5 D,++6.		24 → DTR 23 → RTS	c/D	Control register or
D, 4-9-7		22 DSR	RD	Data buffer select
D,448	8251A	21 - RESET	WE	Read control
TxC-+9		20 - CLK	CS WR	Write control
WR 10		19→ T±D		Chip Select
CS-+11		18 TXEMPTY	CLK	Clock pulse (TTL)
C/D-+ 12		17 - CIS	RESET ToC	Reset
RD→13		16 → SYNDET/BRKDET	75-75	Transmitter Clock
RXRDY 4-14		15 → TxRDY	TxD RxC	Transmitter Data
			10000	Receiver Clock
area and			RxD	Receiver Data
D, <		→ T×D	RxRDY	Receiver Ready
RESET		TERDY	TxRDY	Transmitter Ready
CLK -		+ TXEMPTY	DSR	Data Set Ready
C/D -		+-TxC	DTR	Data Terminal Ready
		+ V <sub>cr</sub>	SYNDET/	Synchronous Detect /
RD -	8251A	→ GND	BRKDET	Break Detect
WR -		+- RxD	RTS	Request To Send Data
CS →		+ R×RDY	CTS	Clear To Send Data
DSR -		e-RxC	THEMPTY	Transmitter Empty
DTR 4-			Vre	Supply (+5V)
CYS -		SYNDET/	GND	Ground (0 V)
RTS ←		BRKDET	CHOOPE CO.	-2004
KIS -			100	

