

Part A

SEM 1

① Naming mapped I/O

(i) 20 bit addresses are used to access registers which can be used for I/O operations.

(ii) I/O can be processed from any port to any register and vice versa.

(iii) The \overline{RD} and \overline{WR} will be active high.


(ii) I/O mapped I/O

8 bit / 16 bit addresses are used to access I/O ports for I/O operation.

(i) Only \overline{RD} and \overline{WR} can be used to move values from Port to accumulator.

(ii) The \overline{RD} will be active low.

② To set Control word



Part-B

SSN

Q. 1.1 8255 is a microprocessor which can be used as a I/O operations aid.


- (1) 8255 is a 40 Pin IC which majorly consists of Three ports Port A, Port B, Port C.
- (2) All 3 ports work together and can be used when interfacing a 8086 with input or output devices.

(3) It has Pin A_0, A_1 which are used for selecting ports

A_1	A_0	Port
0	0	A
0	1	B
1	0	C
1	1	CWR

(4) 8255 also has \overline{RD} and \overline{WR} pins which are set to active low to perform Read and Write to from port and to port respectively.

(5) 8255 has a reset pin which lets us to reset all the previous configurations.



Different modes are table in 8255

- (1) Mode 0 Both Port A and Port B are considered to be two 8 bit Ports and Port C is considered to be a 2 independent ports
- (2) All the ports can be set to Input or output
- (3) Outputs are latched and Inputs are not latched
- (4) No Handshakes / Interrupt Capability

② 2 chips of $32K \times 8$ ROM
 4 chips of $32K \times 8$ RAM

ROM 1 & 2 F0000 to FFFF
 RAM 3 & 4 D000 to DFFF
 RAM 3 & 4 E0000 to EFFF

For ROM 1 & 2
 Starting Addr: $A_{19} A_{18} A_{17} A_{16} A_{15} A_{14} A_{13} A_{12} A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$
 End Addr: 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

The common address are $A_{19}, A_{18}, A_{17}, A_{16}$, these are used for chip selection and $A_{15} - A_0$ will be used selection in ROM

For RAM 3 & 4
 Starting: $A_{19} A_{18} A_{17} A_{16} A_{15} A_{14} A_{13} A_{12} A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$
 End: 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Chip selection bits are $A_{19}, A_{18}, A_{17}, A_{16}$

Segment cs

float

fld x

fld y

~~fld~~

fadd ST(1)

fist sum

End segment

(1) What happens in we are allocating values for variables x and y at 10 21 and 12 13 as we declared dw for x and y it can have real numbers and integers.

(2) In Code segment we are loading x into stack, as it will take the position ST(0)

(3) Then we load y into stack which takes ST(0) pushing x to ST(1)

(4) Then when we add ST(1), it adds ST(1) to ST(0)
 ⇒ In ST(0), $ST(0) + ST(1)$ is stored

- (*) IX is the index register
- (*) HC is a register which points to a hash
- (*) CC is the channel control
- (*) When we want to use 8026 along with 8086
 - We can ,
 - (*) Increase the program time
 - (*) increase efficiency
- (*) Every time an I/O instruction comes, the coprocessor 8087 is activated using OUT command on 8086
- (*) The 8087 processor wakes up and it waits for a request
- (*) Once the request arrives, 8087 fetches the request and performs it
- (*) Once it performs the request, it sends a signal to wake up the main processor.

② We are going to Analyze 16 eight bit numbers : if they are even

So well take an array and traverse through it and check if its even or ~~odd~~ not

(1) If even increase the count

(2) If not go to next number

Port A : 08000

Port B : 08001

Port C : 08002

Control reg: 08003

Assume Port A and A, C are in mode 0


Control word will be

control word is (80)h

7	6	5	4	3	2	1	0
1	0	0	0	1	0	0	x

P.T.O for Code and Diagram

In order to change Hamming mapped 110 to 110 mapped 110
The values of port a, b, c should be changed
from 20 bit to 16 bit



AIP

MOV AL, 30H

MOV CX, [08003]

MOV CX, AL

~~MOV AL, [08000]~~

~~MOV AL, [08001]~~

~~MOV AL, [08002]~~

MOV SI, [2000]

MOV CH, 10H

MOV BL, 00

L1 ~~MOV AX, [SI]~~

~~MOV AX, [SI]~~

DIV 2

CMP AH, 0000

JZ L2

JNC L1

L2: INC BL
JL L1

MOV CX, [BL]

OUT AL, [08000]

OUT BL, [08001]

MOV AH, [CH]

MOV BH, [CL]



H




- (1) There are multipurpose registers present which help in storing and manipulating data.
- (2) CS is a register which is used to point to a source.
- (3) DS is a register which is used to point to destination.
- (4) SS is a register which points to a stack.
- (5) TP is the Task pointer.
- (6) BP is the parameter pointer.

Ques All this time, 3006 would be idle, **SSN** " It will be executing its 3006 instructions in parallel

Q Then when the 3004 is done, 3006 waits and gets the output from 3004.





④ MASM Code for 8087 addition

Assume Code Segment CS Data Segment DS

Code Segment DS

X DDW 10 21

Y DDW 12 13

End Segment

(4) Then we ^{move} the value stored in ST(0) to Sum.

SSM

fld x

x

fld y

y

sadd ST(0)

x+y

fst Sum $Sum \leftarrow ST(0) = x + y$

Part-C

(10) 8089 is an 80 pin microprocessor which can be used to facilitate I/O operations.

(1) When a CPU has to perform an I/O operation, it has to stop all the executing operations and do I/O.

(2) Instead of that we use an additional which takes of I/O op, so that in the mean time the main processor can continue its execution.

For RAM $2^3 \times 4$

Starting: E0000

End: EFFFF

1110 0000 0000 0000 0000
1110 0001 1111 1111 1111

SSN

Same common chips are $A_{10}, A_{11}, A_{12}, A_{13}$

These are chip selection bits

if A_i is 1 it will be connected to $\overline{M\overline{A}0}$ in normal form

if A_i is 0 it will be negated and connected

For odd Banks, \overline{BNE} is connected

for even Banks A_0 is connected

For ROMs only $\overline{M\overline{A}0}$ is connected to the complement

But for a RAM both $\overline{M\overline{A}0}$ and $\overline{M\overline{A}1}$ are connected

(-) All the components share the same Data Bus.
($D_0 - D_7$)
for even Banks

and ($D_8 - D_{15}$) for odd Banks

Mode 1 : Handshake Capable

- (1) Port A and Port B are considered to be 2 independent input or output ports.
- (2) 2 Bits of Port C is allocated to each Port A and Port B for handshaking.
- (3) The remaining 2 bits of C can be used for I/O of
- (4) In this mode values of Port C in control word can be "don't care" because they will be used for handshaking.

Mode 2 : Bidirectional Operations

- (1) Port A and B are assumed to be 2 independent I/O ports.
- (2) 5 bits of C is allocated to A for Additional flow.
- (3) 3 bits of C can be used by Port B for handshake or even can be used as I/O port when Port B is in mode 0.
- (4) Port A can be used as both input and output device.

Mode

0

1

2

Ports that can be in
Port A, Port B, Port C

Port A, Port B

Port A.

④ The Test pin of 8255 is connected to SSN.
Busy Pin of 8255.

→ When 8255 is ~~done~~^{given} with the execution of an instruction, it makes its Busy Pin active high.

This will make the Test pin deactivate the Test Pin.

⑧
MOV AL, 20
~~OUT~~ OUT Control reg - of 8255, AL } ①
MOV AL, 0FF
OUT Port C, AL } ②
MOV AL, 07
OUT Control reg - of 8255, AL } ③

So after executing Snippet 1, all the ports will be resetted and will be input ports.

After snippet two, Port C will be assigned value of 1.

But again after the ~~last~~ Snippet 3, the ports are resetted and C will be set to input Port.

Final status of C will be set to
input Port

SSM

⑥ Closely coupled config

loosely coupled config

(1) The main processor and the coprocessor both work in the same clock, RESET, READY bus.

(1) The main processor and the coprocessor have their own set of buses.

(2) Both main processor and coprocessor fetch their own instructions and execute.

(2) Both / many processors fetch their instructions from their respective buses and execute and finally share the same system bus with main processor.

(3) Both processors use the same address and data bus.



To set PC7: Pins are 111

Control word:

0	x	x	x	1	1	1	1
---	---	---	---	---	---	---	---

Value: $(0F)_n$

- ③ The Bus controller in Maximum mode ^{in 8086} is responsible for Man Mode status pins S_0, S_1, S_2 will provide the necessary values to functions.

S_0	S_1	S_2	Function
0	0	0	Test A
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	HLT
1	0	0	Master Read or Just latched
1	0	1	Master Read
1	1	0	Master Write
1	1	1	Pasive

The Bus Controller is responsible to produce ALE and \overline{OEN} .

Only when \overline{OEN} is active low, Data can be written or read.