

# INSTRUCTION SET

**Ms. S. Angel Deborah**  
**AP/CSE**

# Learning Objectives

- 1. To understand the different types on instruction.**
- 2. To write Assembly Language Program**

**8086 supports 6 types of instructions.**

- 1. Data Transfer Instructions**
- 2. Arithmetic Instructions**
- 3. Logical Instructions**
- 4. String manipulation Instructions**
- 5. Process Control Instructions**
- 6. Program Execution Transfer Instructions**

## 1. Data Transfer Instructions

**Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.**

**Generally involve two operands: Source operand and Destination operand of the same size.**

**Source:** Register or a memory location or an immediate data  
**Destination :** Register or a memory location.

**The size should be a either a byte or a word.**

**A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.**

## 1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

### **MOV reg2/ mem, reg1/ mem**

**MOV reg2, reg1**  
**MOV mem, reg1**  
**MOV reg2, mem**

**(reg2) ← (reg1)**  
**(mem) ← (reg1)**  
**(reg2) ← (mem)**

### **MOV reg/ mem, data**

**MOV reg, data**  
**MOV mem, data**

**(reg) ← data**  
**(mem) ← data**

### **XCHG reg2/ mem, reg1**

**XCHG reg2, reg1**  
**XCHG mem, reg1**

**(reg2) ↔ (reg1)**  
**(mem) ↔ (reg1)**

## 1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

### **PUSH reg16/ mem**

**PUSH reg16**

$$\begin{aligned}(\text{SP}) &\leftarrow (\text{SP}) - 2 \\ \text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{MA}_S ; \text{MA}_S + 1) &\leftarrow (\text{reg16})\end{aligned}$$

**PUSH mem**

$$\begin{aligned}(\text{SP}) &\leftarrow (\text{SP}) - 2 \\ \text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{MA}_S ; \text{MA}_S + 1) &\leftarrow (\text{mem})\end{aligned}$$

### **POP reg16/ mem**

**POP reg16**

$$\begin{aligned}\text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{reg16}) &\leftarrow (\text{MA}_S ; \text{MA}_S + 1) \\ (\text{SP}) &\leftarrow (\text{SP}) + 2\end{aligned}$$

**POP mem**

$$\begin{aligned}\text{MA}_S &= (\text{SS}) \times 16_{10} + \text{SP} \\ (\text{mem}) &\leftarrow (\text{MA}_S ; \text{MA}_S + 1) \\ (\text{SP}) &\leftarrow (\text{SP}) + 2\end{aligned}$$

## 1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

**IN A, [DX]****IN AL, [DX]**

$$\text{PORT}_{\text{addr}} = (\text{DX})$$

$$(\text{AL}) \leftarrow (\text{PORT})$$
**IN AX, [DX]**

$$\text{PORT}_{\text{addr}} = (\text{DX})$$

$$(\text{AX}) \leftarrow (\text{PORT})$$
**IN A, addr8****IN AL, addr8**

$$(\text{AL}) \leftarrow (\text{addr8})$$
**IN AX, addr8**

$$(\text{AX}) \leftarrow (\text{addr8})$$
**OUT [DX], A****OUT [DX], AL**

$$\text{PORT}_{\text{addr}} = (\text{DX})$$

$$(\text{PORT}) \leftarrow (\text{AL})$$
**OUT [DX], AX**

$$\text{PORT}_{\text{addr}} = (\text{DX})$$

$$(\text{PORT}) \leftarrow (\text{AX})$$
**OUT addr8, A****OUT addr8, AL**

$$(\text{addr8}) \leftarrow (\text{AL})$$
**OUT addr8, AX**

$$(\text{addr8}) \leftarrow (\text{AX})$$

## 2. Arithmetic Instructions

Mnemonics: **ADD**, **ADC**, **SUB**, **SBB**, **INC**, **DEC**, **MUL**, **DIV**, **CMP**...

### **ADD reg2/ mem, reg1/mem**

**ADC reg2, reg1**  
**ADC reg2, mem**  
**ADC mem, reg1**

$(\text{reg2}) \leftarrow (\text{reg1}) + (\text{reg2})$   
 $(\text{reg2}) \leftarrow (\text{reg2}) + (\text{mem})$   
 $(\text{mem}) \leftarrow (\text{mem}) + (\text{reg1})$

### **ADD reg/mem, data**

**ADD reg, data**  
**ADD mem, data**

$(\text{reg}) \leftarrow (\text{reg}) + \text{data}$   
 $(\text{mem}) \leftarrow (\text{mem}) + \text{data}$

### **ADD A, data**

**ADD AL, data8**  
**ADD AX, data16**

$(\text{AL}) \leftarrow (\text{AL}) + \text{data8}$   
 $(\text{AX}) \leftarrow (\text{AX}) + \text{data16}$



## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **ADC reg2/ mem, reg1/mem**

**ADC reg2, reg1**  
**ADC reg2, mem**  
**ADC mem, reg1**

$(\text{reg2}) \leftarrow (\text{reg1}) + (\text{reg2}) + \text{CF}$   
 $(\text{reg2}) \leftarrow (\text{reg2}) + (\text{mem}) + \text{CF}$   
 $(\text{mem}) \leftarrow (\text{mem}) + (\text{reg1}) + \text{CF}$

### **ADC reg/mem, data**

**ADC reg, data**  
**ADC mem, data**

$(\text{reg}) \leftarrow (\text{reg}) + \text{data} + \text{CF}$   
 $(\text{mem}) \leftarrow (\text{mem}) + \text{data} + \text{CF}$

### **ADDC A, data**

**ADD AL, data8**  
**ADD AX, data16**

$(\text{AL}) \leftarrow (\text{AL}) + \text{data8} + \text{CF}$   
 $(\text{AX}) \leftarrow (\text{AX}) + \text{data16} + \text{CF}$

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **SUB reg2/ mem, reg1/mem**

**SUB reg2, reg1**  
**SUB reg2, mem**  
**SUB mem, reg1**

$(\text{reg2}) \leftarrow (\text{reg1}) - (\text{reg2})$   
 $(\text{reg2}) \leftarrow (\text{reg2}) - (\text{mem})$   
 $(\text{mem}) \leftarrow (\text{mem}) - (\text{reg1})$

### **SUB reg/mem, data**

**SUB reg, data**  
**SUB mem, data**

$(\text{reg}) \leftarrow (\text{reg}) - \text{data}$   
 $(\text{mem}) \leftarrow (\text{mem}) - \text{data}$

### **SUB A, data**

**SUB AL, data8**  
**SUB AX, data16**

$(\text{AL}) \leftarrow (\text{AL}) - \text{data8}$   
 $(\text{AX}) \leftarrow (\text{AX}) - \text{data16}$

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **SBB reg2/ mem, reg1/mem**

**SBB reg2, reg1**  
**SBB reg2, mem**  
**SBB mem, reg1**

$(\text{reg2}) \leftarrow (\text{reg1}) - (\text{reg2}) - \text{CF}$   
 $(\text{reg2}) \leftarrow (\text{reg2}) - (\text{mem}) - \text{CF}$   
 $(\text{mem}) \leftarrow (\text{mem}) - (\text{reg1}) - \text{CF}$

### **SBB reg/mem, data**

**SBB reg, data**  
**SBB mem, data**

$(\text{reg}) \leftarrow (\text{reg}) - \text{data} - \text{CF}$   
 $(\text{mem}) \leftarrow (\text{mem}) - \text{data} - \text{CF}$

### **SBB A, data**

**SBB AL, data8**  
**SBB AX, data16**

$(\text{AL}) \leftarrow (\text{AL}) - \text{data8} - \text{CF}$   
 $(\text{AX}) \leftarrow (\text{AX}) - \text{data16} - \text{CF}$

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **INC reg/ mem**

**INC reg8**

$(\text{reg8}) \leftarrow (\text{reg8}) + 1$

**INC reg16**

$(\text{reg16}) \leftarrow (\text{reg16}) + 1$

**INC mem**

$(\text{mem}) \leftarrow (\text{mem}) + 1$

### **DEC reg/ mem**

**DEC reg8**

$(\text{reg8}) \leftarrow (\text{reg8}) - 1$

**DEC reg16**

$(\text{reg16}) \leftarrow (\text{reg16}) - 1$

**DEC mem**

$(\text{mem}) \leftarrow (\text{mem}) - 1$

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<b>MUL reg/ mem</b>	
<b>MUL reg</b>	<u>For byte</u> : $(AX) \leftarrow (AL) \times (\text{reg8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{reg16})$
<b>MUL mem</b>	<u>For byte</u> : $(AX) \leftarrow (AL) \times (\text{mem8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{mem16})$
<b>IMUL reg/ mem</b>	
<b>IMUL reg</b>	<u>For byte</u> : $(AX) \leftarrow (AL) \times (\text{reg8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{reg16})$
<b>IMUL mem</b>	<u>For byte</u> : $(AX) \leftarrow (AX) \times (\text{mem8})$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (\text{mem16})$

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **DIV reg/ mem**

#### **DIV reg**

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (reg8)$  Quotient

$(AH) \leftarrow (AX) \text{ MOD}(reg8)$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (reg16)$  Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(reg16)$  Remainder

#### **DIV mem**

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (mem8)$  Quotient

$(AH) \leftarrow (AX) \text{ MOD}(mem8)$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (mem16)$  Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(mem16)$  Remainder

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### IDIV reg/ mem

#### IDIV reg

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (reg8)$  Quotient

$(AH) \leftarrow (AX) \text{ MOD}(reg8)$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (reg16)$  Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(reg16)$  Remainder

#### IDIV mem

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (mem8)$  Quotient

$(AH) \leftarrow (AX) \text{ MOD}(mem8)$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (mem16)$  Quotient

$(DX) \leftarrow (DX)(AX) \text{ MOD}(mem16)$  Remainder

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **CMP reg2/mem, reg1/ mem**

**CMP reg2, reg1**

**Modify flags  $\leftarrow$  (reg2) – (reg1)**

**If (reg2) > (reg1) then CF=0, ZF=0, SF=0**

**If (reg2) < (reg1) then CF=1, ZF=0, SF=1**

**If (reg2) = (reg1) then CF=0, ZF=1, SF=0**

**CMP reg2, mem**

**Modify flags  $\leftarrow$  (reg2) – (mem)**

**If (reg2) > (mem) then CF=0, ZF=0, SF=0**

**If (reg2) < (mem) then CF=1, ZF=0, SF=1**

**If (reg2) = (mem) then CF=0, ZF=1, SF=0**

**CMP mem, reg1**

**Modify flags  $\leftarrow$  (mem) – (reg1)**

**If (mem) > (reg1) then CF=0, ZF=0, SF=0**

**If (mem) < (reg1) then CF=1, ZF=0, SF=1**

**If (mem) = (reg1) then CF=0, ZF=1, SF=0**



## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **CMP reg/mem, data**

**CMP reg, data**

**Modify flags  $\leftarrow$  (reg) - (data)**

**If (reg) > data then CF=0, ZF=0, SF=0**

**If (reg) < data then CF=1, ZF=0, SF=1**

**If (reg) = data then CF=0, ZF=1, SF=0**

**CMP mem, data**

**Modify flags  $\leftarrow$  (mem) - (mem)**

**If (mem) > data then CF=0, ZF=0, SF=0**

**If (mem) < data then CF=1, ZF=0, SF=1**

**If (mem) = data then CF=0, ZF=1, SF=0**

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **CMP A, data**

#### **CMP AL, data8**

**Modify flags  $\leftarrow (AL) - \text{data8}$**

**If (AL) > data8 then CF=0, ZF=0, SF=0**

**If (AL) < data8 then CF=1, ZF=0, SF=1**

**If (AL) = data8 then CF=0, ZF=1, SF=0**

#### **CMP AX, data16**

**Modify flags  $\leftarrow (AX) - \text{data16}$**

**If (AX) > data16 then CF=0, ZF=0, SF=0**

**If (mem) < data16 then CF=1, ZF=0, SF=1**

**If (mem) = data16 then CF=0, ZF=1, SF=0**

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

AND A, data AND AL, data8	$(AL) \leftarrow (AL) \& \text{data8}$
AND AX, data16	$(AX) \leftarrow (AX) \& \text{data16}$
AND reg/mem, data AND reg, data	$(\text{reg}) \leftarrow (\text{reg}) \& \text{data}$
AND mem, data	$(\text{mem}) \leftarrow (\text{mem}) \& \text{data}$

## 3. Logical Instructions

**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

OR reg2/mem, reg1/mem OR reg2, reg1  OR reg2, mem  OR mem, reg1	$(reg2) \leftarrow (reg2) \mid (reg1)$  $(reg2) \leftarrow (reg2) \mid (mem)$  $(mem) \leftarrow (mem) \mid (reg1)$
OR reg/mem, data  OR reg, data  OR mem, data	$(reg) \leftarrow (reg) \mid data$  $(mem) \leftarrow (mem) \mid data$
OR A, data  OR AL, data8  OR AX, data16	$(AL) \leftarrow (AL) \mid data8$  $(AX) \leftarrow (AX) \mid data16$

### 3. Logical Instructions

**Mnemonics:** **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

XOR reg2/mem, reg1/mem	
XOR reg2, reg1	$(\text{reg2}) \leftarrow (\text{reg2}) \wedge (\text{reg1})$
XOR reg2, mem	$(\text{reg2}) \leftarrow (\text{reg2}) \wedge (\text{mem})$
XOR mem, reg1	$(\text{mem}) \leftarrow (\text{mem}) \wedge (\text{reg1})$

XOR reg/mem, data	
XOR reg, data	$(\text{reg}) \leftarrow (\text{reg}) \wedge \text{data}$
XOR mem, data	$(\text{mem}) \leftarrow (\text{mem}) \wedge \text{data}$

XOR A, data	
XOR AL, data8	$(\text{AL}) \leftarrow (\text{AL}) \wedge \text{data8}$
XOR AX, data16	$(\text{AX}) \leftarrow (\text{AX}) \wedge \text{data16}$

## 3. Logical Instructions

**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

TEST reg2/mem, reg1/mem TEST reg2, reg1 TEST reg2, mem TEST mem, reg1	Modify flags $\leftarrow$ (reg2) & (reg1) Modify flags $\leftarrow$ (reg2) & (mem) Modify flags $\leftarrow$ (mem) & (reg1)
TEST reg/mem, data TEST reg, data TEST mem, data	Modify flags $\leftarrow$ (reg) & data Modify flags $\leftarrow$ (mem) & data
TEST A, data TEST AL, data8 TEST AX, data16	Modify flags $\leftarrow$ (AL) & data8 Modify flags $\leftarrow$ (AX) & data16

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

SHR reg/mem

SHR reg

i) SHR reg, 1

ii) SHR reg, CL


SHR mem

i) SHR mem, 1


ii) SHR mem, CL

$$CF \leftarrow B_{LSD} ; B_n \leftarrow B_{n+1} ; B_{MSD} \leftarrow 0$$

reg 8 / mem 8



reg 16 / mem 16



## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

SHL reg/mem or SAL reg/mem

SHL reg or SAL reg


- i) SHL reg, 1 or SAL reg, 1
- ii) SHL reg, CL or SAL reg, CL

SHL mem or SAL mem


- i) SHL mem, 1 or SAL mem, 1
- ii) SHL mem, CL or SAL mem, CL

$CF \leftarrow B_{MSD} ; B_{n+1} \leftarrow B_n ; B_{LSD} \leftarrow 0$

reg 8 / mem 8



reg 16 / mem 16





## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

RCR reg/mem

RCR reg

i) RCR reg, 1



ii) RCR reg, CL

RCR mem

i) RCR mem, 1

ii) RCR mem, CL

$$B_n \leftarrow B_{n-1} ; B_{\text{MSD}} \leftarrow CF ; CF \leftarrow B_{\text{LSD}}$$



## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

ROL reg/mem

ROL reg

i) ROL reg, 1



ii) ROL reg, CL

ROL mem

i) ROL mem, 1

ii) ROL mem, CL

$$B_{n-1} \leftarrow B_n ; CF \leftarrow B_{MSD} ; B_{LSD} \leftarrow B_{MSD}$$



## 4. String Manipulation Instructions

- ❑ **String : Sequence of bytes or words**
- ❑ **8086 instruction set includes instruction for string movement, comparison, scan, load and store.**
- ❑ **REP instruction prefix** : used to repeat execution of string instructions
- ❑ **String instructions end with S or SB or SW.**  
**S** represents string, **SB** string byte and **SW** string word.
- ❑ **Offset or effective address of the source operand is stored in SI register and that of the destination operand is stored in DI register.**
- ❑ **Depending on the status of DF, SI and DI registers are automatically updated.**
- ❑ **DF = 0  $\Rightarrow$  SI and DI are incremented by 1 for byte and 2 for word.**
- ❑ **DF = 1  $\Rightarrow$  SI and DI are decremented by 1 for byte and 2 for word.**

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

### REP

**REPZ/ REPE**

**(Repeat CMPS or SCAS until ZF = 0)**

While  $CX \neq 0$  and  $ZF = 1$ , repeat execution of string instruction and  $(CX) \leftarrow (CX) - 1$

**REPNZ/ REPNE**

**(Repeat CMPS or SCAS until ZF = 1)**

While  $CX \neq 0$  and  $ZF = 0$ , repeat execution of string instruction and  $(CX) \leftarrow (CX) - 1$

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

### MOVS

#### MOVSB

$$\begin{aligned} \text{MA} &= (\text{DS}) \times 16_{10} + (\text{SI}) \\ \text{MA}_E &= (\text{ES}) \times 16_{10} + (\text{DI}) \end{aligned}$$

$$(\text{MA}_E) \leftarrow (\text{MA})$$

If  $\text{DF} = 0$ , then  $(\text{DI}) \leftarrow (\text{DI}) + 1$ ;  $(\text{SI}) \leftarrow (\text{SI}) + 1$

If  $\text{DF} = 1$ , then  $(\text{DI}) \leftarrow (\text{DI}) - 1$ ;  $(\text{SI}) \leftarrow (\text{SI}) - 1$

#### MOVSW

$$\begin{aligned} \text{MA} &= (\text{DS}) \times 16_{10} + (\text{SI}) \\ \text{MA}_E &= (\text{ES}) \times 16_{10} + (\text{DI}) \end{aligned}$$

$$(\text{MA}_E ; \text{MA}_E + 1) \leftarrow (\text{MA}; \text{MA} + 1)$$

If  $\text{DF} = 0$ , then  $(\text{DI}) \leftarrow (\text{DI}) + 2$ ;  $(\text{SI}) \leftarrow (\text{SI}) + 2$

If  $\text{DF} = 1$ , then  $(\text{DI}) \leftarrow (\text{DI}) - 2$ ;  $(\text{SI}) \leftarrow (\text{SI}) - 2$

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Compare two string byte or string word

### CMPS

#### CMPSB

$MA = (DS) \times 16_{10} + (SI)$   
 $MA_E = (ES) \times 16_{10} + (DI)$

Modify flags  $\leftarrow (MA) - (MA_E)$

If  $(MA) > (MA_E)$ , then CF = 0; ZF = 0; SF = 0

If  $(MA) < (MA_E)$ , then CF = 1; ZF = 0; SF = 1

If  $(MA) = (MA_E)$ , then CF = 0; ZF = 1; SF = 0

#### CMPSW

#### For byte operation

If DF = 0, then  $(DI) \leftarrow (DI) + 1$ ;  $(SI) \leftarrow (SI) + 1$

If DF = 1, then  $(DI) \leftarrow (DI) - 1$ ;  $(SI) \leftarrow (SI) - 1$

#### For word operation

If DF = 0, then  $(DI) \leftarrow (DI) + 2$ ;  $(SI) \leftarrow (SI) + 2$

If DF = 1, then  $(DI) \leftarrow (DI) - 2$ ;  $(SI) \leftarrow (SI) - 2$

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Scan (compare) a string byte or word with accumulator

### SCAS

#### SCASB

$MA_E = (ES) \times 16_{10} + (DI)$   
Modify flags  $\leftarrow (AL) - (MA_E)$

If  $(AL) > (MA_E)$ , then  $CF = 0$ ;  $ZF = 0$ ;  $SF = 0$

If  $(AL) < (MA_E)$ , then  $CF = 1$ ;  $ZF = 0$ ;  $SF = 1$

If  $(AL) = (MA_E)$ , then  $CF = 0$ ;  $ZF = 1$ ;  $SF = 0$

If  $DF = 0$ , then  $(DI) \leftarrow (DI) + 1$

If  $DF = 1$ , then  $(DI) \leftarrow (DI) - 1$

#### SCASW

$MA_E = (ES) \times 16_{10} + (DI)$   
Modify flags  $\leftarrow (AX) - (MA_E ; MA_E + 1)$

If  $(AX) > (MA_E ; MA_E + 1)$ , then  $CF = 0$ ;  $ZF = 0$ ;  $SF = 0$

If  $(AX) < (MA_E ; MA_E + 1)$ , then  $CF = 1$ ;  $ZF = 0$ ;  $SF = 1$

If  $(AX) = (MA_E ; MA_E + 1)$ , then  $CF = 0$ ;  $ZF = 1$ ;  $SF = 0$

If  $DF = 0$ , then  $(DI) \leftarrow (DI) + 2$

If  $DF = 1$ , then  $(DI) \leftarrow (DI) - 2$

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

**Load string byte in to AL or string word in to AX**

### **LODS**

#### **LODSB**

$MA = (DS) \times 16_{10} + (SI)$   
 $(AL) \leftarrow (MA)$

If  $DF = 0$ , then  $(SI) \leftarrow (SI) + 1$

If  $DF = 1$ , then  $(SI) \leftarrow (SI) - 1$

#### **LODSW**

$MA = (DS) \times 16_{10} + (SI)$   
 $(AX) \leftarrow (MA ; MA + 1)$

If  $DF = 0$ , then  $(SI) \leftarrow (SI) + 2$

If  $DF = 1$ , then  $(SI) \leftarrow (SI) - 2$



## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Store byte from AL or word from AX in to string

### STOS

#### STOSB

$MA_E = (ES) \times 16_{10} + (DI)$   
 $(MA_E) \leftarrow (AL)$

If  $DF = 0$ , then  $(DI) \leftarrow (DI) + 1$   
If  $DF = 1$ , then  $(DI) \leftarrow (DI) - 1$

#### STOSW

$MA_E = (ES) \times 16_{10} + (DI)$   
 $(MA_E ; MA_E + 1) \leftarrow (AX)$

If  $DF = 0$ , then  $(DI) \leftarrow (DI) + 2$   
If  $DF = 1$ , then  $(DI) \leftarrow (DI) - 2$

**5. Processor Control Instructions**

<b>Mnemonics</b>	<b>Explanation</b>
<b>STC</b>	<b>Set CF <math>\leftarrow 1</math></b>
<b>CLC</b>	<b>Clear CF <math>\leftarrow 0</math></b>
<b>CMC</b>	<b>Complement carry CF <math>\leftarrow \text{CF}'</math></b>
<b>STD</b>	<b>Set direction flag DF <math>\leftarrow 1</math></b>
<b>CLD</b>	<b>Clear direction flag DF <math>\leftarrow 0</math></b>
<b>STI</b>	<b>Set interrupt enable flag IF <math>\leftarrow 1</math></b>
<b>CLI</b>	<b>Clear interrupt enable flag IF <math>\leftarrow 0</math></b>
<b>NOP</b>	<b>No operation</b>
<b>HLT</b>	<b>Halt after interrupt is set</b>
<b>WAIT</b>	<b>Wait for TEST pin active</b>
<b>ESC opcode mem/ reg</b>	<b>Used to pass instruction to a coprocessor which shares the address and data bus with the 8086</b>
<b>LOCK</b>	<b>Lock bus during next instruction</b>

## 6. Program Execution Transfer Instructions

- Transfer the control to a specific destination or target instruction
- Do not affect flags

### □ 8086 Unconditional transfers

<b>Mnemonics</b>	<b>Explanation</b>
<b>CALL reg/ mem/ disp16</b>	<b>Call subroutine</b>
<b>RET</b>	<b>Return from subroutine</b>
<b>JMP reg/ mem/ disp8/ disp16</b>	<b>Unconditional jump</b>

## 6. Program Execution Transfer Instructions

- ❑ **8086 signed conditional branch instructions**
  - ❑ **8086 unsigned conditional branch instructions**
- 
- **Checks flags**
  - **If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP**

## 6. Program Execution Transfer Instructions

### ❑ 8086 signed conditional branch instructions

Name	Alternate name
<b>JE disp8</b> Jump if equal	<b>JZ disp8</b> Jump if result is 0
<b>JNE disp8</b> Jump if not equal	<b>JNZ disp8</b> Jump if not zero
<b>JG disp8</b> Jump if greater	<b>JNLE disp8</b> Jump if not less or equal
<b>JGE disp8</b> Jump if greater than or equal	<b>JNL disp8</b> Jump if not less
<b>JL disp8</b> Jump if less than	<b>JNGE disp8</b> Jump if not greater than or equal
<b>JLE disp8</b> Jump if less than or equal	<b>JNG disp8</b> Jump if not greater

### ❑ 8086 unsigned conditional branch instructions

Name	Alternate name
<b>JE disp8</b> Jump if equal	<b>JZ disp8</b> Jump if result is 0
<b>JNE disp8</b> Jump if not equal	<b>JNZ disp8</b> Jump if not zero
<b>JA disp8</b> Jump if above	<b>JNBE disp8</b> Jump if not below or equal
<b>JAE disp8</b> Jump if above or equal	<b>JNB disp8</b> Jump if not below
<b>JB disp8</b> Jump if below	<b>JNAE disp8</b> Jump if not above or equal
<b>JBE disp8</b> Jump if below or equal	<b>JNA disp8</b> Jump if not above

## 6. Program Execution Transfer Instructions

- ❑ **8086 conditional branch instructions affecting individual flags**

<b>Mnemonics</b>	<b>Explanation</b>
<b>JC disp8</b>	<b>Jump if CF = 1</b>
<b>JNC disp8</b>	<b>Jump if CF = 0</b>
<b>JP disp8</b>	<b>Jump if PF = 1</b>
<b>JNP disp8</b>	<b>Jump if PF = 0</b>
<b>JO disp8</b>	<b>Jump if OF = 1</b>
<b>JNO disp8</b>	<b>Jump if OF = 0</b>
<b>JS disp8</b>	<b>Jump if SF = 1</b>
<b>JNS disp8</b>	<b>Jump if SF = 0</b>
<b>JZ disp8</b>	<b>Jump if result is zero, i.e, Z = 1</b>
<b>JNZ disp8</b>	<b>Jump if result is not zero, i.e, Z = 1</b>

## Check your Understanding

---

1. What is the role of STI?
2. List out the instructions for performing logical operation?

- 1. Data Transfer Instructions**
- 2. Arithmetic Instructions**
- 3. Logical Instructions**
- 4. String manipulation Instructions**
- 5. Process Control Instructions**
- 6. Program Execution Transfer Instructions**



## Reference

---

**Douglas V Hall, “Microprocessors and Interfacing, Programming and Hardware”, TMH, 2012.**

Thank You

