#### I/O Processor-8089

#### **UCS1502 - MICROPROCESSORS AND INTERFACING**

Ms. S. Angel Deborah AP/CSE



## **Learning Objective**

- To understand the architecture of 8089
- To understand the operation of 8089



#### **Overview**

- Need of an I/O coprocessor
- 8089 architecture
- 8089 Operation with 8086
- 8089 pin details
- Three Forms of Commands




#### I/O Processors

- I/O Processors handles all of the interactions between the I/O devices and the CPU.
- I/O Processors communicates with input and output devices through separate address, data, and control lines.
- This provides an independent pathway for the transfer of information between external devices and internal memory.
- Relieves the CPU of 'I/O device chores'



### **CPU Connection to I/O Devices**






#### I/O Processors

- Communicate directly with all I/O devices
  - Fetch and execute its own instruction
    - IOP instructions are specifically designed to facilitate I/O transfer
    - DMAC must be set up entirely by the CPU
  - Designed to handle the details of I/O processing
- Used to address the problem of direct transfer after executing the necessary format conversion or other instructions
- In an IOP-based system, I/O devices can directly access the memory without intervention by the processor




## I/O handled by microprocessor



- Microprocessors can transfer data with input/output port. Here microprocessor is required to set up and perform the actual transfer.
- For high speed data transfer CPU uses the DMA controller to transfer data.
- But microprocessor still needs to set up the device controller, initiate the DMA operation, and examine the post transfer status after the completion of each DMA operation.



## I/O handled by IOP



- When I/O is handled by IOP, microprocessor can perform some other function at the time of I/O transfer. This increases the system speed.
- Example: 8089




#### Features of 8089

- An IOP can fetch and execute its own instructions.
- Instructions are specially designed for I/O processing.
- In addition to data transfer, 8089 can perform arithmetic and logic operations, branches, searching and translation.
- IOP does all work involved in I/O transfer including device setup, programmed I/O and DMA operation.
- IOP can transfer data from an 8-bit source to 16-bit destination and vice-versa.
- Communication between IOP and CPU is through memory based control blocks. CPU defines tasks in the control blocks to locate a program sequence, called a channel program.



#### **Internal Block Diagram of 8089**





#### **Pin Diagram**

```
(GND) VSS
                          VCC
                    40
 A14/D14
                     39
                          A15/D15
 A13/D13[
                     38
                          A16/S3
 A12/D12[
                     37
                          A17/S4
 A11/D11
                     36
                          A18/S5
 A10/D10
                     35
                          A19/S6
    A9/D9 l
                     34
                          BHE
                          EXT 1
    A8/D8 [
                     33
    A7/D7
                          EXT 2
                     32
    A6/D6
            10 Intel
                    31
                          DRQ 1
            11 8089
                    30
    A5/D5
                          DRQ 2
    A4/D4[
            12
                     29
                          -LOCK
    A3/D3[
            13
                     28
                          -52
    A2/D2
            14
                     27
                          -51
    A1/D1
            15
                     26
                          -S0
    A0/D0
            16
                     25
                          RQ/-GT
  SINTR-1
                     24
                          SEL
            17
  SINTR-2
            18
                     23
                          CA
                          READY
      CLK
            19
                     22
(GND) VSS
            20
                     21
                          RESET
```



#### Registers of 8089

- GA- Points to source
- GB- Points to destination
- GC-Used as base address of a 256 byte translation table.
- TP-Task pointer
- PP-Parameter pointer
- IX –Index register
- BC
- MC- contains the it pattern to be compared and a mask in bits 15 through 8
- CC-channel control
- PSW-Program status register



#### Channel control register

- Function control- b15 & b14
- Translation mode- b13
- Synchronization control-b12 & b11
- Source/ Destination indicator b10
- Lock control- b9
- Chaining control- b8
- Single transfer mode b7
- Termination control b0-b6



#### **IOP Communication area**


- SCPB(System Configuration pointer block)
  - It contains three words:
  - LS Byte specifies the width of system bus.
  - Two words store the offset and segment address of the location of the SCB.
- SCB
  - Offset and segment address of the beginning of two consecutive channel control blocks in the system space.
- CBs
  - CCW(channel Control word)
  - Busy(FF/00)
  - Parameter block's offset and segment address.




#### **Three Forms of Commands**

- Block transfer commands
  - Moves blocks data to IOP. Usually these instructions swap pages in and out of physical memory, and to load programs from disk memory.
- Arithmetic, logic, and Branch operations
  - IOP uses ALU instructions to manipulate the data so the process time for CPU is shorten.
- Control Command
  - Controls hardware.
    - Ex: rewind the tape on a tape drive or ejecting a CD from a drive.










NOTE: Interrupt system and other details are not shown.

Figure 11-8 Configuration involving both a coprocessor and an independent processor.







#### Channel Control Register

• Function Control(15&14): Four data transfer modes

00	I/O port to I/O port
01	Memory to I/O port
10	I/O port to memory
11	Memory to memory

- Translation Mode bit(13): Data bytes are translated through a 256-byte lookup table.
- **Synchronization control bit(12 & 11):** Specifies how data transfer is to be synchronized
  - 00 unsynchronized transfer
  - 01 source synchronized transfer
  - 10 destination synchronized transfer.
- Source / Destination Indicator (10): GA is used as source pointer(0) or destination pointer(1). In either case GB is used as the other pointer.



#### Channel Control Register

- Lock Control(9): activates the 8089's LOCK' output during the DMA(if 1)
- Chaining control(13): Channel priority. It is not used for DMA operation.
- Single Transfer mode(7): Terminates the DMA after a single transfer (if 1) and then executes the next instruction pointed by TP.
- **Termination control (6-0):** Termination of a DMA transfer.

```
Bit 6 Bit 5

O O Terminates when EXT is high; offset is set to 0 Terminates when EXT is high; offset is set to 4 Terminates when EXT is high; offset is set to 4 Terminates when EXT is high; offset is set to 4 Terminates when EXT is high; offset is set to 8

Bit 4 Bit 3


O O No termination by byte counter Terminates when BC=0; offset is set to 0 Terminates when BC=0; offset is set to 4 Terminates when BC=0; offset is set to 4 Terminates when BC=0; offset is set to 8

Bit 2 Bit 1 Bit 0


O O No termination by masked comparison Terminates when comparison matches; offset is set to 4 Terminates when comparison matches; offset is set to 4 Terminates when comparison matches; offset is set to 4 Terminates when comparison matches; offset is set to 8 No effect

O O Terminates when there is no match; offset is set to 4 Terminates when there is no match; offset is set to 4 Terminates when there is no match; offset is set to 4 Terminates when there is no match; offset is set to 4 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offset is set to 8 Terminates when there is no match; offs
```











### Check your understanding

- What is the role of 8089?
- What are the registers in 8089?



## Summary

- Need of an I/O coprocessor
- 8089 architecture
- 8089 Operation with 8086
- 8089 pin details
- Three Forms of Commands



# Thank you

