INTEL 8086 - Pin Diagram

By S. Angel Deborah AP/CSE



Learning Objective

- To understand the pin details of 8086
- To understand the purpose of each pins.




Overview


- Pin Diagram
- Modes of Operation
- Memory bank
- Control signals




INTEL 8086 - Pin Diagram









CLK


20


GND


READY

RESET

22








S6: Logic 0.

S5: Indicates condition of IF flag bits.

S4-S3: Indicate which segment is accessed during current bus cycle:


S4	S3	Function
0	0	Extra segment
0	1	Stack segment
1	0	Code or no segment
1	1	Data segment




Address/Status Bus

Address bits A_{19} – A_{16} & Status bits S_6 – S_3








0,0: Whole word (16-bits)

0,1: High byte to/from odd address

1,0: Low byte to/from even address

1,1: No selection





Bus High Enable/S7

Enables most significant data bits $D_{15} - D_8$ during read or write operation.

S₇: Always 1.







20

Min/Max mode

Minimum Mode: +5V


Maximum Mode: 0V

Minimum Mode Pins



Maximum Mode Pins

Minimum Mode- Pin Details





Maximum Mode - Pin Details

S2 S1 S0

000: INTA

001: read I/O port

010: write I/O port


011: halt

100: code access

101: read memory

110: write memory

111: none -passive




Maximum Mode - Pin Details

Lock Output


Used to lock peripherals off the system

Activated by using the LOCK: prefix on any

instruction



Maximum Mode - Pin Details



18

19

READY

RESET

22

21

CLK

GND

Queue Status

Used by numeric coprocessor (8087)




Test

- TEST pin is examined by the "WAIT" instruction.
- If the TEST pin is Low, execution continues.
- Otherwise the processor waits in an "idle" state.
- This input is synchronized internally during each clock cycle on the leading edge of CLK.


Lock

- It indicates to another system bus master, not to gain control of the system bus while LOCK is active Low.
- The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the instruction.
- This signal is active Low and floats to tri-state OFF during 'hold acknowledge'.

Memory Banking



Interface 8086 to 6116 Static RAM



8086 Control Signals

- 1. ALE
- **2. BHE**
- 3. M/IO
- 4. DT/R
- 5. RD
- **6. WR**
- 7. DEN



Summary

- Pin Diagram
- Modes of Operation
- Memory bank
- Control signals



Reference

 Doughlas V Hall, "Microprocessors and Interfacing, Programming and Hardware", TMH, 2012.



Thank you

