

## Answer Key

<b>Degree &amp; Branch</b>	B.Tech. Information Technology	<b>Semester</b>	IV
<b>Subject Code &amp; Name</b>	<b>UIT1403 – Microprocessors and Microcontrollers</b>		
<b>Time: 90 Minutes</b> <b>Date: 10.05.2022</b>	<b>Answer All Questions</b>	<b>Maximum: 50 Marks</b>	

(K1 – Remembering, K2- Understanding, K3- Applying, K4- Analyzing, K5- Evaluating, K6 – Creating)


CO1	Write programs to run on 8086 microprocessor based systems.
CO2	Design the system using memory chips and peripheral chips for microprocessor and Microcontroller.
CO3	Analyse, Specify. Design , write and test assembly language programs.

### Part – A (6 × 2 = 12 Marks)

Q. No.	Questions	KL	CO	PI																
1	What is the assembler directive statement that used to reserve an array of 100 words in memory but leave the 100 words uninitialized and give it a name TEMP? <b>Answer:</b> TEMP DW 100 DUP (?)	K2	CO1	2.1.3																
2	Let us consider an assembly statement as INT 10H. What will be the starting and ending addresses for the respective interrupt service routine stored in the interrupt vector table? <b>Answer:</b> 10H = 16 (in decimal) = 16 * 4 (Segment Size) = 64 = 0040H Starting Address: 0040H Ending Address: 0043H	K2	CO3	2.1.3																
3	What will be the contents of A <sub>0</sub> , A <sub>1</sub> , and $\overline{CS}$ signals when the output (write) operation is done on Port A (i.e. data bus to Port A) of 8255 PPI. <b>Answer:</b> <table><tr><th>A<sub>1</sub></th><th>A<sub>0</sub></th><th><math>\overline{RD}</math></th><th><math>\overline{WR}</math></th><th><math>\overline{CS}</math></th><th>Operation</th></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>Data bus to Port A</td></tr></table>	A <sub>1</sub>	A <sub>0</sub>	$\overline{RD}$	$\overline{WR}$	$\overline{CS}$	Operation	0	0	1	0	0	Data bus to Port A	K2	CO3	2.1.3				
A <sub>1</sub>	A <sub>0</sub>	$\overline{RD}$	$\overline{WR}$	$\overline{CS}$	Operation															
0	0	1	0	0	Data bus to Port A															
4	Determine the mode of operation and the selected counter based on the control word format of 8253/8254 programmable interval timer. <table><tr><td>D<sub>7</sub></td><td>D<sub>6</sub></td><td>D<sub>5</sub></td><td>D<sub>4</sub></td><td>D<sub>3</sub></td><td>D<sub>2</sub></td><td>D<sub>1</sub></td><td>D<sub>0</sub></td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>X</td><td>1</td><td>1</td><td>1</td></tr></table> <b>Answer:</b> Mode 3 Select Counter 2	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	0	0	0	X	1	1	1	K2	CO2	2.1.3
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>													
1	0	0	0	X	1	1	1													

5	How many number of vectored priority interrupts are handled by the Intel 8259A Programmable Interrupt Controller when it is connected to the 8086 microprocessor in cascade configuration?  <b>Answer:</b> 64	K2	CO2	2.1.3
6	If 8251 USART is programmed in asynchronous mode, how many stop bits the receiver requires? <b>Answer:</b> 1 or 1½ or 2 stop bits	K2	CO2	2.1.3


**Part – B (3 × 6 = 18 Marks)**

7	<p>Explain the following assembler directives with an example.</p> <p>a) ASSUME</p> <p>b) SEGMENT</p> <p>c) EQU</p> <p><b>Answer:</b></p> <p><b>a) ASSUME (2 Marks)</b></p> <p>Informs the assembler the name of the program/ data segment that should be used for a specific segment.</p> <p>General form:</p> <div style="text-align: center;"> <p><b>ASSUME segreg : segnam, .. , segreg : segnam</b></p>  <p>The diagram illustrates the syntax of the ASSUME directive. It shows the general form: <b>ASSUME segreg : segnam, .. , segreg : segnam</b>. Two boxes with arrows point to parts of this syntax: one box labeled 'Segment Register' points to 'segreg', and another box labeled 'User defined name of the segment' points to 'segnam'. Below this, a specific example is shown in a pink box: <b>ASSUME CS: ACODE, DS:ADATA</b>. To the right of this example, a text box explains: 'Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment ADATA'.</p> </div> <p><b>b) SEGMENT (2 Marks)</b></p> <p>SEGMENT : Used to indicate the beginning of a code/ data/ stack segment</p> <p>General form:</p> <div style="text-align: center;"> <p><b>Segnam SEGMENT</b></p> <p>...</p> <p>...</p> <p>...</p> <p>...</p> <p>...</p> <p>...</p> <p><b>Segnam ENDS</b></p> <p>} <b>Program code or Data Defining Statements</b></p> </div> <p><b>c) EQU (2 Marks)</b></p> <p>EQU (Equate) is used to attach a value to a variable</p>	K2	CO2	1.3.1, 1.4.1
---	--	----	-----	-----------------

	Example:															
	<div> <div>LOOP EQU 10FEH</div> <div>Value of variable LOOP is 10FE<sub>H</sub></div> </div>															
8	<p>Briefly describe the conditions which cause the 8086 microprocessors to perform each of the following types of interrupts: Type 0, Type 1, Type 2, Type 3 and Type 4.</p> <p><b>Answer:</b></p> <ul style="list-style-type: none"> <li>• Type 0 interrupts: This interrupt is also known as the divide by zero interrupt. For cases where the quotient becomes particularly large to be placed / adjusted an error might occur. (2 marks)</li> <li>• Type 1 interrupts: This is also known as the single step interrupt. This type of interrupt is primarily used for debugging purposes in assembly language. (1 mark)</li> <li>• Type 2 interrupts: also known as the non-maskable NMI interrupts. These types of interrupts are used for emergency scenarios such as power failure. (1 mark)</li> <li>• Type 3 interrupts: These types of interrupts are also known as breakpoint interrupts. When this interrupt occurs, a program would execute up to its break point. (1 mark)</li> <li>• Type 4 interrupts: Also known as overflow interrupts is generally existent after an arithmetic operation was performed. (1 mark)</li> </ul>	K2	CO2	1.3.1, 1.4.1												
9	<p>Compare I/O mapped and memory mapped I/O Techniques.</p> <p><b>Answer: (Any two points - 2 marks)</b></p> <table> <tr> <th>Memory Mapped IO</th> <th>IO Mapped IO</th> </tr> <tr> <td>• IO is treated as memory.</td> <td>• IO is treated IO.</td> </tr> <tr> <td>• 16-bit addressing.</td> <td>• 8- bit addressing.</td> </tr> <tr> <td>• More Decoder Hardware.</td> <td>• Less Decoder Hardware.</td> </tr> <tr> <td>• Can address 2<sup>16</sup>=64k locations.</td> <td>• Can address 2<sup>8</sup>=256 locations.</td> </tr> <tr> <td>• Less memory is available.</td> <td>• Whole memory address space is available.</td> </tr> </table>	Memory Mapped IO	IO Mapped IO	• IO is treated as memory.	• IO is treated IO.	• 16-bit addressing.	• 8- bit addressing.	• More Decoder Hardware.	• Less Decoder Hardware.	• Can address 2 <sup>16</sup> =64k locations.	• Can address 2 <sup>8</sup> =256 locations.	• Less memory is available.	• Whole memory address space is available.	K2	CO2	1.3.1, 1.4.1
Memory Mapped IO	IO Mapped IO															
• IO is treated as memory.	• IO is treated IO.															
• 16-bit addressing.	• 8- bit addressing.															
• More Decoder Hardware.	• Less Decoder Hardware.															
• Can address 2 <sup>16</sup> =64k locations.	• Can address 2 <sup>8</sup> =256 locations.															
• Less memory is available.	• Whole memory address space is available.															

**Part – C (2 × 10 = 20 Marks)**

10	<p><b>a) Write a program to initialize 8255 in the configuration given below.</b></p> <ul style="list-style-type: none"> <li>• Port A: Output with handshake</li> <li>• Port B: Input with handshake</li> <li>• Port C<sub>L</sub>: Output</li> <li>• Port C<sub>U</sub>: Input</li> </ul> <p>Assume address of the control word register of 8255 as 83H.</p> <p>Also find the control word for the register arrangement of the ports of Intel 8255. (5 Marks)</p> <p><b>Answer:</b></p> <p><b>Control Word Register (3 marks)</b></p>	K3	CO3	1.3.1, 1.4.1, 2.1.3
----	--	----	-----	---------------------



**Source Program: (2 Marks)**


MOV AL, 0AEH ; Load control word

OUT 83H, AL ; Send Control Word



**b) Write a program to blink Port C bit 0 (i.e., D<sub>0</sub>) of the 8255. Assume address of the control word register of 8255 is 23H. Use Bit Set/Reset mode. (5 Marks)**

**Answer:**

**Control Word Register (2½ Marks)**





**Source Program (2½ Marks)**

	<p>Source program :</p> <pre> BACK : MOV AL,01H ; Load bit pattern to make PC<sub>0</sub> high       OUT 83H,AL ; Send it to control word register       CALL DELAY ; Call Delay subroutine       MOV AL,00H ; Load bit pattern to make PC<sub>0</sub> Low       OUT 83H,AL ; Send it to control word register       CALL Delay ; Call Delay subroutine       JMP BACK ; Repeat </pre>			
	OR			
11	<p>a) Assume that GATE1 = 1 and CLK1 =1 MHz and the clock count N= 5000. Show the output if 8253/8254 PIT is programmed in mode 0 and mode 2. (5 Marks)</p> <p><b>Answer:</b></p> <p><b>Mode 0:(2½ Marks)</b></p> <p>The clock period of CLK1 is 1 <math>\mu</math>s; therefore, OUT1 is low for <math>5000 \times 1 \mu\text{s} = 1 \text{ ms}</math>, before it goes high, as shown in the following diagram.</p>  <p><b>Mode 2:(2½ Marks)</b></p> <p>Notice that the count is reloaded automatically and the counter continues to produce OUT1.</p>  <p>b) Write an ALP to generate a delay of 100 msec using an 8086 system that runs on 10 MHz frequency (Hint: Use procedure in ALP to write a delay routine). (5 Marks)</p> <p><b>Answer:</b></p> <p><b>ALP for Delay Routine(5 Marks)</b></p>	K3	CO3	1.3.1, 1.4.1, 2.1.3

	<pre> PROC      DELAY LOCAL ASSUME    CS: CODEP CODEP     SEGMENT           MOV CX, BA03H WAIT:     DEC CX           NOP           JNZ WAIT           RET           DELAY ENDP </pre>			
12	<p>Design and explain a peripheral device which handles multiple interrupt requests from external devices.</p> <p><b>Answer:</b></p> <p><b>8259 Features (2 Marks)</b></p> <ul style="list-style-type: none"> <li>• 8259 is a hardware device to support the interrupt mechanism.</li> <li>• It can support up to 8 vectored priority encoded interrupts to the microprocessor</li> <li>• Can be expanded (using more 8259) to accept up to 64 interrupt requests using master/slaves configuration • possible to mask individual interrupt request.</li> </ul> <p><b>Pins Configuration of 8259A (4 Marks)</b></p> <p><b>Block Diagram of 8259A (4 Marks)</b></p>	K3	CO2	3.1.1, 4.1.3, 5.1.1





OR

Design and explain a peripheral device which translates serial to parallel and parallel to serial data for synchronous mode of data transmission.


**Answer:**

### USART Features (2 Marks)

- The INTEL 8251 is the industry standard Universal Synchronous / Asynchronous Receiver/Transmitter (USART) designed for data communications
- The 8251A is a programmable serial communication interface chip designed for synchronous and asynchronous serial data communication.
- The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data character for the CPU

### Pins Configuration of 8251 (4 Marks)

#### Pin details



13

K3

CO2

3.1.1,  
4.1.3,  
5.1.1

## Block Diagram of 8251(4 Marks)

