LAB 2

Sabawun Afzal Khattak 2328284 Thab Ahmad 2328466 Hassaan Ali 2344810

OBJECTIVE: The purpose of the second laboratory module is the development of a more complex embedded system with advanced assembly programming and use of data structures like stacks.

2.4.1

b)

- ROM: Non-volatile memory that retains information in the event of a power failure. reading Only memory configured by a manufacturer that cannot be modified. Includes programming to boot electronic devices and performs some important tasks Contains a description of the program or software.
- SRAM: Static random-access memory, called SRAM, helps you get data faster. It is expensive because there are so many latches to store all the bits. There is no need to update the SRAM. During power supply, data is retained in memory and SRAM is mainly Caches computer memory and has low packing density
- DRAM: Dynamic random-access memory is known as DRAM, which is a type of random access. Memory commonly used by computers, workstations, and servers. DRAM stores each Data bit of another capacitor. It is a volatile memory because all data is lost when the power is cut off. road. RAM helps you access your data faster than storage media. Compared to SRAM It will slow down. Also, because DRAM uses capacitors, it consumes less power.
- SDRAM: Synchronous dynamic random-access memory is called SDRAM. SDRAM synchronizes the memory speed with the CPU clock speed. Thanks to SDRAM The SDRAM controller can react to the exact clock cycle during data preparation, feed to CPU and follow other instructions at known times.
- DDR3 SDRAM: Double data rate 3 SDRAM is called DDR3 SDRAM. As the name implies, it is synchronous dynamic random-access memory, Since the data rate is doubled, the transfer speed is higher than that of SDRAM. Similar use with SDRAM.
- Flash: Flash is non-volatile memory and is called flash memory or flash memory. Is often used for storage and data transfer between devices. Applications known as USB Flash drive, SSD, MP3 player, etc. Rewrite data at byte level. It uses a transistor Memory for storing single bits. It helps reduce costs.


• 6116 is a static ram.

c) It is required due to the ALE signal which is connected to the latch. The connection lets us change between lower and upper addresses. The latch acts as a communicator between the data bus of sram as well as the address bus to the MCU. Without this, would not be able to communicate.

2.4.1		
(a) (j) 0 x 0 0		
	010110000000	
	110101	
	110101	
No. (80)	110101	• //-
Mo CRC euro1. Reset Request	000000	revaile.
1.000.		
(ii) 0x5f 11	10/01/010/11/11	
	110101 4	
No 101	0110101	
MO CRC cup? Addrowledgement.	11010/	- 0
riomowicayo man.	600000	rensidu
iii) 0 x 6 B 110	101/01/01/01/	7
	(40/01	
irc erlor:	00000 1 ren	airder.
iv) 6 x A 6 followed by	ONLS	1
llalal lal	o ollo oolo olo l	
	101	
	1001	C) 000010
formation of	10101	renaide
	110600	1,500,000
7-50-0	110101	creawr
4 2 C C C C C C C C C C C C C C C C C C	101010	
	110101	
	1111001	1
	110101	
	1011101	
	10101	
idas	110111	

(v)	OXF2 followed by 0x26	
	110101 00100110	Bathey level data packet followed by command packet.
	1001100100110	
	100110100110	
	10011100110	
	1001000110	
	100010110	
	1101010	
	00000	
	000000	MOERROR R=0.

Address Occoding	not required.
10 (7:0) ALE 10 (7:0) ALE 10 (7:0) ALE 10 (7:0)	ch oc
MCU Atmegalls	J 6116 RAM
711000/0 120	
Inputs 10 ut puts	
PORT	USE
A 0T A	
PORTA, C, GCO-	23 External Manory Connection
PORTB	O: Start / Stop 7
	2: Last Entry
PORTO	Readout [7:0] output
PORTE	Packet. Out [7:0] output
PORTE	(beket-In [7:0] lingut
	(1.0) (111/04)
PORT G	3: Reviewe (inpot)
10101	4: Ready (output)
	1 (send (000 b)



Code:

; Note :: R21 HOLDS PACKET, TOS R23, R22 is empty

.include "m128def.inc"

.EQU Ones = 0xFF

.EQU Zeros= 0x00

.EQU Packet_Out = porte

.EQU Packet_In = pinf

.EQU Control_Switch = pinb

.EQU Read_Out = portd

.EQU Ready = portg

.EQU Receive = ping

.macro Port_Config

LDI R16, Zeros

OUT DDRB, R16; portb[0-2] input


STS DDRF, R16; portf for packet_in

LDI R16, Ones

OUT DDRD, R16; portd Read_out[8LEDS]

OUT DDRE, R16; porte Packet_out






```
EOR R17,R18
RJMP crc11_execute_Loop
crc11_execute_l1:
INCR19
ROL R16
ROL R17
RJMP crc11_execute_Loop
crc11_end:
LSR R17
LSR R17
LSR R17
RET
crc3:
MOV R18, R16
LDI R17, 0
RCALL crc11_execute
OR R17, R18
RET
```

crc11_check:

```
crc3_check:
LDI R17, 0x00
RCALL crc11_execute
RET
init:
LDI R16, 0b000 << 5
RCALL crc3;
RCALL transmit
RET
service_readout:
IN R16, Control_Switch
SBRS R16,1
RCALL last_entry
MOV YL, XL
MOV YH, XH
dump:
LD R16, -Y
STS Packet_Out, R16
LDI R16, 0x00
LDI R17, 0x01
CP YL, XL
```

RCALL crc11_execute

RET



```
s0:
LDI R18, 1
s1:
POPR17
POPR16
RET
transmit:
OUT Packet_OUT, R17
RET
;start of code from here
power:; CONFIGURATIONS
Port_Config
XMEM_Config
Pointer_Config
main:
          ; Initialization and Push TOS
Stack_Init
rcall INIT
push R17
             ; Master loop (FLow chart layout followed)
start:
RCALL\,service\_readout
IN r16, Control_Switch
```

STS Ready, R16
LDS R16, Receive
SBRS R16, 3
RJMP start
recieve_on:
LDS R16, Receive
SBRC R16, 3
RJMP Recieve_on
LDI R16, Zeros
STS Ready, R16
IN R21, Packet_In
TWINZE, I deket_III
SBRC R21, 7
RJMP not_command
RJMP tos_data

ANDI r16, 0b00000111

CPI r16, 1

brne main

LDI R16, 0x10

not_command: RCALL check_stack SBRS R18, 0 pop R22 push R21 RJMP start
tos_data: POP R23 PUSH R23
SBRC R23, 7 RJMP check11 RJMP check3
check11: MOV R16, R21 MOV R17, R23 RCALL crc11_check CPI R17, 0 BREQ state pop R22 RCALL repeat_request RJMP start state: ANDI R21, 0b11100000 CPI R21, 0b001 << 5

RCALL crc3	
RCALL transmit	
RJMP start	
repeat_request:	
LDI R16, 0x60	
RCALL crc3	
RCALL transmit	
RET	
overwrite_check:	
overwrite_check: LDI R16, 0xEA	
LDI R16, 0xEA	
LDI R16, 0xEA LDI R17, 0x10	
LDI R16, 0xEA LDI R17, 0x10 CP XL, R16	
LDI R16, 0xEA LDI R17, 0x10 CP XL, R16 CPC XH, R17	
LDI R16, 0xEA LDI R17, 0x10 CP XL, R16 CPC XH, R17 BREQ xmem	

BRNE main

MOV R24, R23

RCALL overwrite_check

POP R23

ST X+, R24

push R16

LDI R16, 0x20

oc1:
LDI R16, 0xFF
LDI R17, 0xFF
CP XL, R16
CPC XH, R17
BREQ int_mem
RJMP oc2
int_mem:
LDI XL, 0x00
LDI XH, 0x01
oc2:
RET
check3:
MOV R16, R21
RCALL crc3_check
CPI R17,0
BREQ check3_pass
RCALL repeat_request

xmem:

LDI XL, 0x00

LDI XH, 0x11

RJMP oc2

RJMP start

check3_pass:

BRNE ack_fail

SBRC R18, 0


ANDI R21, 0b11100000

CPI R21, 0b010 << 5


RCALL check_stack

RJMP start
POP R18
RJMP start
ack_fail:
ANDI R21, 0b11100000
CPI R21, 0b011 << 5
BRNE fail
RCALL check_stack
SBRC R18, 0
RJMP start
POP R17
out Packet_Out, R17
RJMP start
fail:
RJMP start

Capturing packet into R16




Data Packet is logged into memory as log command was received.




CRC3 has an issue will fix before demo

 $After packet \, was \, logged, \, acknowledgement \, was \, transmitted \, to \, packet \, out.$



Repeat request successful since log command was incorrect



Proteus (schematic/infrastruture wiring) lights/switches all working, only the crc3 logic causes incorrect lights to turn on due to the values. Will try and fix this till the demo

