

SWE4001 – System Programming
Module 1: An Overview of System
Programming
Lesson 1 of 7: Introduction to System
Software

Introduction



Definition

- System software consists of a variety of programs that support the operation of a computer
- One characteristic in which most differ from is machine dependency


Examples



- Text Editor
- Compiler
- Linker
- Loader
- Debugger
- Assembler
- Macro processor
- Operating system

Program Development





System Software vs. Machine Architecture

Machine Dependent:

- The important characteristic in which most system s/w differ from application s/w is machine dependency
- e.g. assembler translate mnemonic instructions into machine code
- e.g. compilers must generate machine language code

Machine independent

- There are aspects of system software that do not directly depend upon the type of computing system
- e.g. general design and logic of an assembler
- e.g. code optimization techniques

Difference between System s/w and Application s/w

Application s/w	System s/w
It concerns with solution of some problem/task	It supports the operation and use of the computer
Its focus is on the application not on the computing system	It is related to the architecture of the machine on which they are to run

Machine dependency



- Assembler
- Translates mnemonic instruction into machine code
- Involves different instruction set, instruction format, addressing modes, etc
- Varies from architecture to architecture
- -Machine dependent

Machine dependency



- Compiler
- Lexical analysis separates source programs to tokens
- Syntactic analysis groups tokens to statements, expression, etc
- Intermediate code generation breaks the statements to simple three address instructions
- Code optimization usage of registers, using faster instructions – machine dependent
- Code generation write mnemonic equivalent of three address code – machine dependent

Machine dependency



- Operating system
- Directly concerns with the management of all the resources
- -Machine dependent
- Loader
- Loads object program into memory
- -Machine dependent

Machine independency



- Assembler
- General design and logic of assembly program is machine independent
- Compiler
- 1st three phases are machine independent
- Code optimization techniques like Dead code elimination, constant folding, common sub-expression elimination are machine independent
- Linker
- Combines independently assembled programs into single module, machine independent


The Simplified Instructional Computer (\$\square\$

- SIC is a hypothetical computer that includes the hardware features most often found on real machines
- Two versions of SIC
 - standard model
 - XE version



Memory

- 8-bit bytes
- 3 consecutive bytes form a word
- 2¹⁵ bytes in the computer memory





Registers(5 register/each 24-bits)

Mnemonic	Number	Special use
А	0	Accumulator; used for arithmetic operations
X	1	Index register; used for addressing
L	2	Linkage register; the Jump to Subroutine (JSUB) instruction stores the return address in this register
PC	8	Program counter; contains the address of the next instruction to be fetched for execution
SW	9	Status word; contains a variety of information, including a Condition Code (CC)



Data Formats

- Characters:
 - 8-bit ASCII format
- Integers:
 - 24-bit binary numbers;
 - 2's complement for negative values
 - $-N \Leftrightarrow 2^n N$
 - e.g., if n = 4, $-1 \Leftrightarrow 2^4 1 = (1111)_2$.
- No floating-point hardware



Instruction Formats

24 bit format

opcode (8)	X	address (15)
------------	---	--------------

Addressing Modes

Mode	Indication	Target address calculation
Direct	x=0	TA=address
Indexed	x=1	TA=address+(X)

Instruction Set



- load and store: LDA, LDX, STA, STX, etc.
 - Ex: LDA ALPHA \Leftrightarrow (A) \leftarrow (ALPHA) STA ALPHA \Leftrightarrow (ALPHA) \leftarrow (A)
- integer arithmetic operations: ADD, SUB, MUL, DIV, etc.
 - involves register A and a word in memory
 - Ex: ADD ALPHA \Leftrightarrow (A) \leftarrow (A) + (ALPHA)
- comparison: COMP
 - involves register A and a word in memory
 - save result in the condition code (CC) of SW
 - Ex: COMP ALPHA \Leftrightarrow CC \leftarrow (<,=,>) of (A)? (ALPHA)

Instruction Set

- conditional jump instructions: JLT, JEQ, JGT
 - these instructions test the setting of CC and jump accordingly
- subroutine linkage: JSUB, RSUB
 - JSUB jumps to the subroutine, placing the return address in register L
 - RSUB returns by jumping to the address contained in register L





Input and Output

- Input and output are performed by transferring 1 byte at a time to or from the rightmost 8 bits of register A
- Three I/O instructions
 - The Test Device (TD) instruction
 - tests whether the addressed device is ready to send or receive a byte of data
 - CC : < : ready
 - CC : = : busy
 - Read Data (RD)
 - Write Data (WD)

- Memory
 - 2²⁰ bytes in the computer memory
- More Registers

Mnemonic	Number	Special use
В	3	Base register; used for addressing
S	4	General working register
T	5	General working register
F	6	Floating-point acumulator (48bits)

Data formats


There is a 48-bit floating-point data type

_1	11	36
s	exponent	fraction

- sign bit s (0: +, 1: -)
- fraction f: a value between 0 and 1
- exponent e: unsigned binary number between 0 and 2047
- value: s * f * 2 (e-1024)
- Ex: $5 = 2^2 + 2^0 = (2^{-1} + 2^{-3}) * 2^3 = (2^{-1} + 2^{-3}) * 2^{1027 1024}$
 - 0,1000000011,1010000....0



Instruction formats



Formats 1 and 2 do not reference memory at all Bit e distinguishes between format 3 and 4



Instruction formats

8

Format 1 (1 byte)

op

opcode

0100 1100

RSUB 4



Instruction formats

8 4 4
Format 2 (2 bytes) op r1 r2

COMPR A,S

Opco	de	Α	S
1010 (0000	0000	0100
A	0	0	4



Base Relative Addressing Mode

n i x b p e

opcode 1 0 disp

b=1, p=0, TA=(B)+disp
$$(0 \le disp \le 4095)$$



Program-Counter Relative Addressing Mode

nixbpe

opcode			0	1	disp
	l .				

b=0, p=1, TA=(PC)+disp $(-2048 \le disp \le 2047)$



Direct Addressing Mode

	n	i	X	b	p	е	
opcode				0	0		disp

b=0, p=0, TA=disp
$$(0 \le disp \le 4095)$$



Immediate Addressing Mode

nixbpe

opcode	0	1	0		disp
'					•

n=0, i=1, x=0, operand=disp



Indirect Addressing Mode

n		V	h	n	\sim
11		X	U	U	C
	-			Ι-	_

opcode	1	0	0		disp

$$n=1$$
, $i=0$, $x=0$, $TA=(disp)$



Simple Addressing Mode

	n	Ī	X	b	p	е	
opcode	0	0					disp

i=0, n=0, TA=bpe+disp (SIC standard) opcode+n+i = SIC standard opcode (8-bit)

n i x b p e
opcode 1 1 disp

i=1, n=1, TA=disp (SIC/XE standard)

Addressing mode example



3030		(B)=006000 (PC)=003000 (X)=000090
3600	103000	Hex
:	:	032600
		03C300
6390	00C303	022030
		010030
C303	003030	003600
		0310C303

Addressing mode example



Machine instruction							truc	ction		Value
Hex	Binary							Target	loaded into register A	
	ор	n	į	Χ	b	р	е	disp/address	address	register A
032600	000000	1	1	0	0	1	0	0110 0000 0000	3600	103000
03C300	000000	1	1	1	1	0	0	0011 0000 0000	6390	00C303
022030	000000	1	0	0	0	1	0	0000 0011 0000	3030	103000
010030	000000	0	1	0	0	0	0	0000 0011 0000	30	000030
003600	000000	0	0	0	0	1	1	0110 0000 0000	3600	103000
0310C303	000000	1	1	0	0	0	1	0000 1100 0011 0000 0011	C303	003030

Addressing mode summary



Addressing type	Flag bits n i x b p e	Assembler lenguage notation	Calculation of target address TA	Operand	Notes
Simple	110000	ор с	disp	(TA)	D
	110001	+op m	addr	(TA)	4 D
	110010	op m	(PC)+disp	(TA)	Α
	110100	op m	(B)+disp	(TA)	Α
	111000	op c,X	disp+(X)	(TA)	D
	111001	+op m,X	addr+(X)	(TA)	4 D
	111010	op m,X	(PC)+disp+(X)	(TA)	Α
	111100	op m,X	(B)+disp+(X)	(TA)	Α
	000	op m	b/p/e/disp	(TA)	D S
	0 0 1	op m,X	b/p/e/disp+(X)	(TA)	D S
Indirect	100000	op @c	disp	((TA))	D
	100001	+op @m	addr	((TA))	4 D
	100010	op @m	(PC)+disp	((TA))	Α
	100100	op @m	(B)+disp	((TA))	Α
Immediate	010000	op #c	disp	TA	D
	010001	+op #m	addr	TA	4 D
	010010	op #m	(PC)+disp	TA	Α
	010100	op #m	(B)+disp	TA	Α

Instruction Set

- new registers: LDB, STB, etc.
- floating-point arithmetic: ADDF, SUBF, MULF, DIVF
- register move: RMO
- register-register arithmetic: ADDR, SUBR, MULR, DIVR
- supervisor call: SVC
 - generates an interrupt for OS

Input/Output

SIO, TIO, HIO: start, test, halt the operation of I/O device