Microprocessor and Assembly language [8086]

Presented by
Dr. Md. Abir Hossain
Dept. of ICT
MBSTU

Overview

First 16- bit processor released by INTEL in the year 1978

Originally HMOS, now manufactured using HMOS III technique

Approximately 29, 000 transistors, 40 pin DIP, 5V supply

Does not have internal clock; external asymmetric clock source with 33% duty cycle

20-bit address to access memory $\Rightarrow$ can address up to 2^{20} = 1 megabytes of memory space.

Addressable memory space is organized in to two banks of 512 kb each; Even (or lower) bank and Odd (or higher) bank. Address line A_0 is used to select even bank and control signal $\overline{BHE}$ is used to access odd bank

Uses a separate 16 bit address for I/O mapped devices $\Rightarrow$ can generate 2^{16} = 64 k addresses.

Operates in two modes: minimum mode and maximum mode, decided by the signal at MN and $\overline{MX}$ pins.

Architecture

Functional blocks

Computational Unit; performs arithmetic and logic operations

Various conditions of the results are stored as status bits called flags in flag register

Internal storage of data

ALU

Register array or internal memory

Data Bus

Flag Register

Instruction decoding unit

Generates the address of the instructions to be fetched from the memory and send through address bus to the memory

Timing and control unit

PC/ IP

Control Bus

Address Bus

Generates control signals for internal and external operations of the microprocessor

Decodes instructions; sends information to the timing and control unit

4

Architecture

Execution Unit (EU)

EU executes instructions that have already been fetched by the BIU.

BIU and EU functions separately.

Bus Interface Unit (BIU)

BIU fetches instructions, reads data from memory and I/O ports, writes data to memory and I/ O ports.

Architecture

Bus Interface Unit (BIU)

Address Bus (20- bit)

Address Generation

Dedicated Adder to generate 20 bit physical address

Data Bus (16 bit)

CS
DS
SS
ES
IP

Four 16-bit segment registers

Code Segment (CS)
Data Segment (DS)
Stack Segment (SS)
Extra Segment (ES)

AH | AL AX
BH | BL BX
CH | CL CX
DH | DL DX
General Registers
SP
BP
DI
SI

ALU Data bus (16 bit)

Temporary Registers

ALU

Internal Control System

Flag Register

Internal Communication Registers

Bus Control Logic   8086 Bus

Q Bus (8 bit)   Instruction queue
1 2 3 4 5 6

Execution Unit (EU)   **Bus Interface Unit (BIU)**

20 bit physical address= 4 bit left shift of segment address+ offset address

Let, Segment address 348A h → 4 bit left shift 348A0 h and offset 4214 h

348A0 h
+4214 h

38AB4 h

Segment Registers

CS
DS
SS
ES
IP
Internal Communication Registers

Fully overlapped

Partially overlapped

Continues

Disjoined

Segment 3

Segment 2

Segment 0   Segment 1

Segment 4

Physical Memory

00000H   20000H   40000H   60000H   80000H

■ **8086's 1-megabyte memory is divided into segments of up to 64K bytes each.**

■ **The 8086 can directly address four segments (256 K bytes within the 1 M byte of memory) at a particular time.**

■ **Programs obtain access to code and data in the segments by changing the segment register content to point to the desired segments.**

7

Segment Registers

Code Segment Register

- **16-bit**

- **CS contains the base or start of the current code segment; IP contains the distance or offset from this address to the next instruction byte to be fetched.**

- **BIU computes the 20-bit physical address by logically shifting the contents of CS 4-bits to the left and then adding the 16-bit contents of IP.**

- **That is, all instructions of a program are relative to the contents of the CS register and then offset is added provided by the IP.**

```
     15    8 7    0          15              0
AX  | AH  |  AL  |          |      IP       |
BX  | BH  |  BL  |
CX  | CH  |  CL  |
DX  | DH  |  DL  |


     15              0          15              0
    |      SP        |         |      CS        |
    |      BP        |         |      DS        |
    |      DI        |         |      SS        |
    |      SI        |         |      ES        |
    | Flag Register  |
         EU                          BIU
```

8

Segment Registers

Data Segment Register

- **16-bit**

- **Points to the current data segment; operands(Data) for most instructions are fetched from this segment.**

- **The 16-bit contents of the Source Index (SI) or Destination Index (DI) or a 16-bit displacement are used as offset for computing the 20-bit physical address.**

```
      15      8 7      0          15                0
AX |  AH  |  AL  |              |       IP         |
BX |  BH  |  BL  |
CX |  CH  |  CL  |
DX |  DH  |  DL  |

      15            0
   |     SP         |             15              0
   |     BP         |          |      CS          |
   |     DI         |          |      DS          |
   |     SI         |          |      SS          |
   | Flag Register  |          |      ES          |

         EU                          BIU
```

Segment Registers

Stack Segment Register

- **16-bit**

- **Points to the current stack.**

- **The 20-bit physical stack address is calculated from the Stack Segment (SS) and the Stack Pointer (SP) for stack instructions such as PUSH and POP.**

- **In based addressing mode, the 20-bit physical stack address is calculated from the Stack segment (SS) and the Base Pointer (BP).**

15	8	7	0
AX	AH	AL	
BX	BH	BL	
CX	CH	CL	
DX	DH	DL	

15	0
	IP

15	0
SP	
BP	
DI	
SI	
Flag Register	

EU

| 15	0
CS	
DS	
SS	
ES	

BIU

10

Segment Registers

Extra Segment Register

- **16-bit**

- **Points to the extra segment in which data (in excess of 64K pointed to by the DS) is stored.**

- **String instructions use the ES and DI to determine the 20-bit physical address for the destination.**


```
      15    8 7    0            15           0
AX   | AH | AL |               |     IP      |
BX   | BH | BL |
CX   | CH | CL |
DX   | DH | DL |
```

```
      15           0            15           0
     |     SP      |           |     CS      |
     |     BP      |           |     DS      |
     |     DI      |           |     SS      |
     |     SI      |           |     ES      |
     | Flag Register |
          EU                        BIU
```

11

Segment Registers

Instruction Pointer

- **16-bit**

- **Always points to the next instruction to be executed within the currently executing code segment.**

- **So, this register contains the 16-bit offset address pointing to the next instruction code within the 64Kb of the code segment area.**

- **Its content is automatically incremented as the execution of the next instruction takes place.**

15	8 7	0
AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

15	0
	IP

15	0
SP	
BP	
DI	
SI	
Flag Register	

EU

15	0
CS	
DS	
SS	
ES	

BIU

12

Architecture   Bus Interface Unit (BIU)

Address Bus (20- bit)

Address Generation

Data Bus (16 bit)

AH	AL	AX
BH	BL	BX
CH	CL	CX
DH	DL	DX

General Registers

SP
BP
DI
SI

CS
DS
SS
ES
IP

Internal Communication Registers

ALU Data bus (16 bit)

Temporary Registers

ALU

Internal Control System

Q Bus (8 bit)

Instruction queue

| 1 | 2 | 3 | 4 | 5 | 6 |

Bus Control Logic

8086 Bus

Flag Register

Execution Unit (EU)   **Bus Interface Unit (BIU)**

Instruction queue

- **A group of First-In-First-Out (FIFO) in which up to 6 bytes of instruction code are pre fetched from the memory ahead of time.**

- **This is done in order to speed up the execution by overlapping instruction fetch with execution.**

- **This mechanism is known as <u>pipelining</u>.**

Bus control logic

- **It generates all the bus control signals such as read and write signals for the memory and I/O.**

13

Architecture   Execution Unit (EU)

EU decodes and executes instructions.

**A decoder in the EU control system translates instructions.**

16-bit ALU for performing arithmetic and logic operation

Four general purpose registers(AX, BX, CX, DX);

Pointer registers (Stack Pointer, Base Pointer);

and

Index registers (Source Index, Destination Index) each of 16-bits

AH	AL	AX
BH	BL	BX
CH	CL	CX
DH	DL	DX

General Registers

SP
BP
DI
SI

ALU Data bus (16 bit)

Temporary Registers

ALU

Flag Register

Internal Control System

Execution Unit (EU)

Address Bus (20- bit)

Address Generation

Data Bus (16 bit)

CS
DS
SS
ES
IP
Internal Communication Registers

Bus Control Logic

8086 Bus

Instruction queue

Q Bus (8 bit)

| 1 | 2 | 3 | 4 | 5 | 6 |

Bus Interface Unit (BIU)

Some of the 16 bit registers can be used as two 8 bit registers as :

AX can be used as AH and AL
BX can be used as BH and BL
CX can be used as CH and CL
**DX can be used as DH and DL**

14

EU Registers

Accumulator Register (AX)

- Consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX.

- AL in this case contains the low order byte of the word, and AH contains the high-order byte.

- The I/O instructions use the AX or AL for inputting / outputting 16 or 8 bit data to or from an I/O port.

- Multiplication and Division instructions also use the AX or AL.

15	8 7	0
AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

15	0
IP	

15	0
SP	
BP	
DI	
SI	
Flag Register	

EU

| 15	0
CS	
DS	
SS	
ES	

BIU

15

EU Registers

Base Register (BX)

- Consists of two 8-bit registers BL and BH, which can be combined together and used as a 16-bit register BX.

- BL in this case contains the low-order byte of the word, and BH contains the high-order byte.

- This is the only general purpose register whose contents can be used for addressing the 8086 memory.

- All memory references utilizing this register content for addressing and use DS as the default segment register.

```
      15    8 7    0          15              0
AX  | AH  |  AL  |          |      IP         |
BX  | BH  |  BL  |
CX  | CH  |  CL  |
DX  | DH  |  DL  |

      15          0
     |    SP      |         15              0
     |    BP      |        |      CS         |
     |    DI      |        |      DS         |
     |    SI      |        |      SS         |
     |Flag Register|       |      ES         |

         EU                      BIU
```

16

EU Registers

Counter Register (CX)

- Consists of two 8-bit registers CL and CH, which can be combined together and used as a 16-bit register CX.

- When combined, CL register contains the low order byte of the word, and CH contains the high-order byte.

- Instructions such as SHIFT, ROTATE and LOOP use the contents of CX as a counter.

Example:

The instruction LOOP START automatically decrements CX by 1 without affecting flags and will check if [CX] = 0.

If it is zero, 8086 executes the next instruction; otherwise the 8086 branches to the label START and execute the instruction inside the LOOP.

```
        15    8 7     0        15              0
AX    [ AH  |  AL ]          [        IP        ]
BX    [ BH  |  BL ]
CX    [ CH  |  CL ]
DX    [ DH  |  DL ]

        15              0        15              0
      [      SP        ]
      [      BP        ]       [       CS        ]
      [      DI        ]       [       DS        ]
      [      SI        ]       [       SS        ]
      [ Flag Register  ]       [       ES        ]

           EU                       BIU
```

17

EU Registers

Data Register (DX)

- Consists of two 8-bit registers DL and DH, which can be combined together and used as a 16-bit register DX.

- When combined, DL register contains the low order byte of the word, and DH contains the high-order byte.

- Used to hold the high 16-bit result (data) in 16 X 16 multiplication or the high 16-bit dividend (data) before a 32 ÷ 16 division and the 16-bit reminder after division.

```
 15     8 7    0          15          0
AX | AH  | AL  |          |     IP     |
BX | BH  | BL  |
CX | CH  | CL  |
DX | DH  | DL  |

 15          0
| SP            |         15          0
| BP            |         |     CS      |
| DI            |         |     DS      |
| SI            |         |     SS      |
| Flag Register |         |     ES      |
      EU                       BIU
```

18

EU Registers

## Stack Pointer (SP) and Base Pointer (BP)

- **SP and BP are used to access data in the stack segment.**

- **SP is used as an offset from the current SS during execution of instructions that involve the stack segment in the external memory.**

- **SP contents are automatically updated (incremented/ decremented) due to execution of a POP or PUSH instruction.**

- **BP contains an offset address in the current SS, which is used by instructions utilizing the based addressing mode.**

```
        15    8 7    0            15              0
    AX  [ AH  |  AL ]          [       IP         ]
    BX  [ BH  |  BL ]
    CX  [ CH  |  CL ]
    DX  [ DH  |  DL ]

        15           0            15              0
        [    SP      ]          [      CS        ]
        [    BP      ]          [      DS        ]
        [    DI      ]          [      SS        ]
        [    SI      ]          [      ES        ]
        [Flag Register]
            EU                       BIU
```

19

EU Registers

### Source Index (SI) and Destination Index (DI)

- **Used in indexed addressing.**

- **Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to distinguish between the source and destination addresses.**

Internal Control system

- **A decoder used to control system of incoming instruction from instruction queue.**

- **Translate the instruction in the form of execution.**

Temporary Register

- **The temporary register holds the operands for the ALU and**

- **The individual bits of the FLAGS register which reflect the individual result of a computation.**

```
15      8 7      0        15              0
AX   AH   AL               IP
BX   BH   BL
CX   CH   CL
DX   DH   DL

15              0
SP                        15              0
BP                        CS
DI                        DS
SI                        SS
Flag Register             ES

   EU                        BIU
```

20

Architecture

Execution Unit (EU)

Flag Register

Auxiliary Carry Flag

This is set, if there is a carry from the low nibble(4-bit) into high nibble during addition, or a borrow from the high nibble to the low nibble during subtraction.

Carry Flag

This flag is set, when there is a carry out of MSB in case of addition or a borrow in case of subtraction.

Sign Flag

This flag is set, when the result of any computation is negative

Zero Flag

This flag is set, if the result of the computation or comparison performed by an instruction is zero

Parity Flag

This flag is set to 1, if the lower byte of the result contains even number of 1's ; for odd number of 1's set to zero.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				OF	DF	IF	TF	SF	ZF		AF		PF		CF

Control bit flags

Over flow Flag
This flag is set, if an overflow occurs, i.e, if the result of a signed operation is large enough to accommodate in a destination register. The result is of more than 7-bits in size in case of 8-bit signed operation and more than 15-bits in size in case of 16-bit sign operations, then the overflow will be set.

Tarp Flag
If this flag is set, the processor enters the single step execution mode by generating internal interrupts after the execution of each instruction

Direction Flag
This is used by string manipulation instructions. If this flag bit is '0', the string is processed beginning from the lowest address to the highest address, i.e., auto incrementing mode. Otherwise, the string is processed from the highest address towards the lowest address, i.e., auto decrementing mode.

Interrupt Flag

Causes the 8086 to recognize external mask interrupts; clearing IF disables these interrupts.

Architecture

8086 registers categorized into 4 groups

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					OF	DF	IF	TF	SF	ZF		AF		PF		CF

Sl.No.	Type	Register width	Name of register
1	General purpose register	16 bit	AX, BX, CX, DX
		8 bit	AL, AH, BL, BH, CL, CH, DL, DH
2	Pointer register	16 bit	SP, BP
3	Index register	16 bit	SI, DI
4	Instruction Pointer	16 bit	IP
5	Segment register	16 bit	CS, DS, SS, ES
6	Flag (PSW)	16 bit	Flag register

Architecture

Registers and Special Functions

Register	Name of the Register	Special Function
AX	16-bit Accumulator	Stores the 16-bit results of arithmetic and logic operations
AL	8-bit Accumulator	Stores the 8-bit results of arithmetic and logic operations
BX	Base register	Used to hold base value in base addressing mode to access memory data
CX	Count Register	Used to hold the count value in SHIFT, ROTATE and LOOP instructions
DX	Data Register	Used to hold data for multiplication and division operations
SP	Stack Pointer	Used to hold the offset address of top stack memory
BP	Base Pointer	Used to hold the base value in base addressing using SS register to access data from stack memory
SI	Source Index	Used to hold index value of source operand (data) for string instructions
DI	Data Index	Used to hold the index value of destination operand (data) for string operations

Pins and signals

Pins and Signals   Common signals

GND ←	1		40	← V_{CC}
AD_{14} ↔	2		39	↔ AD_{15}
AD_{13} ↔	3		38	→ AD_{16}/S_3
AD_{12} ↔	4		37	→ AD_{17}/S_4
AD_{11} ↔	5		36	→ AD_{18}/S_5
AD_{10} ↔	6		35	→ AD_{19}/S_6
AD_9 ↔	7		34	→ $\overline{BHE}/S_7$
AD_8 ↔	8		33	← $MN/\overline{MX}$
AD_7 ↔	9		32	→ $\overline{RD}$
AD_6 ↔	10	8086	31	↔ HOLD ($\overline{RQ}/GT_0$)
AD_5 ↔	11		30	↔ HLDA ($\overline{RQ}/GT_1$)
AD_4 ↔	12		29	→ $\overline{WR}$ (LOCK)
AD_3 ↔	13		28	→ $M/\overline{IO}$ ($\overline{S_2}$)
AD_2 ↔	14		27	→ $DT/\overline{R}$ ($\overline{S_1}$)
AD_1 ↔	15		26	→ $\overline{DEN}$ ($\overline{S_0}$)
AD_0 ↔	16		25	→ ALE (QS_0)
NMI ↔	17		24	→ $\overline{INTA}$ (QS_1)
INTR →	18		23	← $\overline{TEST}$
CLK →	19		22	← READY
GND ←	20		21	← RESET

## AD_0-AD_{15} (Bidirectional)

Address/Data bus

Low order address bus; these are multiplexed with data.

When AD lines are used to transmit memory address the symbol A is used instead of AD, for example A_0-A_{15}.

When data are transmitted over AD lines the symbol D is used in place of AD, for example D_0-D_7, D_8-D_{15} or D_0-D_{15}.

A_{16}/S_3, A_{17}/S_4, A_{18}/S_5, A_{19}/S_6

High order address bus. These are multiplexed with status signals

Pins and Signals   Common signals

```
GND  ←──  1        40  ──→  V_CC
AD_14 ←─→  2        39  ←─→  AD_15
AD_13 ←─→  3        38  ──→  AD_16 / S_3
AD_12 ←─→  4        37  ──→  AD_17 / S_4
AD_11 ←─→  5        36  ──→  AD_18 / S_5
AD_10 ←─→  6        35  ──→  AD_19 / S_6
AD_9  ←─→  7        34  ──→  BHE/ S_7
AD_8  ←─→  8        33  ←──  MN/ MX
AD_7  ←─→  9        32  ──→  RD
AD_6  ←─→ 10  8086  31  ←─→  HOLD     (RQ / GT_0)
AD_5  ←─→ 11        30  ←─→  HLDA     (RQ / GT_1)
AD_4  ←─→ 12        29  ──→  WR       (LOCK)
AD_3  ←─→ 13        28  ──→  M/ IO    (S_2)
AD_2  ←─→ 14        27  ──→  DT/ R    (S_1)
AD_1  ←─→ 15        26  ──→  DEN      (S_0)
AD_0  ←─→ 16        25  ──→  ALE      (QS_0)
NMI   ←─→ 17        24  ──→  INTA     (QS_1)
INTR  ──→ 18        23  ←──  TEST
CLK   ──→ 19        22  ←──  READY
GND   ←── 20        21  ←──  RESET
```

BHE (Active Low)/S_7 (Output)

Bus High Enable/Status

It is used to enable data onto the most significant half of data bus, D_8-D_{15}. 8-bit device connected to upper half of the data bus use BHE (Active Low) signal. It is multiplexed with status signal S_7.

MN/ MX

MINIMUM / MAXIMUM

This pin signal indicates what mode the processor is to operate in.

RD (Read) (Active Low)

**The signal is used for read operation.
It is an output signal.
It is active when low.**

26

Pins and Signals   Common signals

TEST

$\overline{\text{TEST}}$ input is tested by the 'WAIT' instruction.

8086 will enter a wait state after execution of the WAIT instruction and will resume execution only when the $\overline{\text{TEST}}$ is made low by an active hardware.

This is used to synchronize an external activity to the processor internal operation.

READY

This is the acknowledgement from the slow device or memory that they have completed the data transfer.

The signal made available by the devices is synchronized by the 8284A clock generator to provide ready input to the 8086.

The signal is active high.

27

Pins and Signals   Common signals

RESET (Input)

Causes the processor to immediately terminate its present activity.

The signal must be active HIGH for at least four clock cycles.

CLK

The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle.

INTR Interrupt Request

This is a triggered input. This is sampled during the last clock cycles of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle.

This signal is active high and internally synchronized.

28

Pins and Signals   Min/ Max Pins

The 8086 microprocessor can work in two modes of operations : **Minimum mode** and **Maximum mode**.

In the <u>minimum mode</u> of operation the microprocessor <u>do not</u> associate with any co-processors and can not be used for multiprocessor systems.

In the <u>maximum mode</u> the 8086 <u>can work</u> in multi-processor or co-processor configuration.

Minimum or maximum mode operations are decided by the pin MN/ MX(Active low).

When this pin is <u>high</u> 8086 operates in <u>minimum mode</u> otherwise it operates in Maximum mode.

29

Pins and Signals   Minimum mode signals

Pins 24 -31

For minimum mode operation, the MN/ $\overline{\text{MX}}$ is tied to VCC (logic high)

8086 itself generates all the bus control signals

GND ←	1
AD$_{14}$ ↔	2
AD$_{13}$ ↔	3
AD$_{12}$ ↔	4
AD$_{11}$ ↔	5
AD$_{10}$ ↔	6
AD$_9$ ↔	7
AD$_8$ ↔	8
AD$_7$ ↔	9
AD$_6$ ↔	10
AD$_5$ ↔	11
AD$_4$ ↔	12
AD$_3$ ↔	13
AD$_2$ ↔	14
AD$_1$ ↔	15
AD$_0$ ↔	16
NMI ↔	17
INTR →	18
CLK →	19
GND ←	20

DT/$\overline{R}$ (**Data Transmit/$\overline{\text{Receive}}$**) Output signal from the processor to control the direction of data flow through the data transceivers

$\overline{\text{DEN}}$ (**Data Enable**) Output signal from the processor used as out put enable for the transceivers

ALE (**Address Latch Enable**) Used to demultiplex the address and data lines using external latches

M/$\overline{\text{IO}}$ Used to differentiate memory access and I/O access. For memory reference instructions, it is **high**. For IN and OUT instructions, it is **low**.

$\overline{\text{WR}}$ Write control signal; asserted **low** Whenever processor writes data to memory or I/O port

$\overline{\text{INTA}}$ (**Interrupt Acknowledge**) When the interrupt request is accepted by the processor, the output is **low** on this line.

30

Pins and Signals — Minimum mode signals

Pins 24 -31

For minimum mode operation, the MN/ $\overline{\text{MX}}$ is tied to VCC (logic high)

8086 itself generates all the bus control signals

|	
HOLD	Input signal to the processor form the bus masters as a request to grant the control of the bus.
	Usually used by the DMA controller to get the control of the bus.
HLDA	(**Hold Acknowledge**) Acknowledge signal by the processor to the bus master requesting the control of the bus through HOLD.
	The acknowledge is asserted high, when the processor accepts HOLD.

GND	1	40	V_{CC}
AD_{14}	2	39	AD_{15}
AD_{13}	3	38	AD_{16} / S_3
AD_{12}	4	37	AD_{17} / S_4
AD_{11}	5	36	AD_{18} / S_5
AD_{10}	6	35	AD_{19} / S_6
AD_9	7	34	$\overline{BHE} / S_7$
AD_8	8	33	MN/ $\overline{MX}$
AD_7	9	32	$\overline{RD}$
AD_6	10	31	HOLD
AD_5	11	30	HLDA
AD_4	12	29	$\overline{WR}$
AD_3	13	28	M/ $\overline{IO}$
AD_2	14	27	DT/ $\overline{R}$
AD_1	15	26	$\overline{DEN}$
AD_0	16	25	ALE
NMI	17	24	$\overline{INTA}$
INTR	18	23	$\overline{TEST}$
CLK	19	22	READY
GND	20	21	RESET

8086

31

Pins and Signals   Maximum mode signals

During maximum mode operation, the MN/ $\overline{MX}$ is grounded (logic low)

Pins 24 -31 are reassigned


$\overline{S_0}$, $\overline{S_1}$, $\overline{S_2}$ **Status signals**; used by the 8086 bus controller to generate bus timing and control signals. These are decoded as shown.

Status Signal			Machine Cycle
$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	
0	0	0	Interrupt acknowledge
0	0	1	Read I/O port
0	1	0	Write I/O port
0	1	1	Halt
1	0	0	Code access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	Passive/Inactive

32

Pins and Signals   Maximum mode signals

During maximum mode operation, the MN/ $\overline{\text{MX}}$ is grounded (logic low)

Pins 24 -31 are reassigned

$\overline{QS_0}$, $\overline{QS_1}$ (Queue Status) The processor provides the status of queue in these lines.

The queue status can be used by external device to track the internal status of the queue in 8086.

The output on QS_0 and QS_1 can be interpreted as shown in the table.

Queue status		Queue operation
QS_1	QS_0	
0	0	No operation
0	1	First byte of an opcode from queue
1	0	Empty the queue
1	1	Subsequent byte from queue

Pins and Signals   Maximum mode signals

During maximum mode operation, the MN/ $\overline{\text{MX}}$ is grounded (logic low)

Pins 24 -31 are reassigned

GND ←	1
AD_{14} ↔	2
AD_{13} ↔	3
AD_{12} ↔	4
AD_{11} ↔	5
AD_{10} ↔	6
AD_9 ↔	7
AD_8 ↔	8
AD_7 ↔	9
AD_6 ↔	10
AD_5 ↔	11
AD_4 ↔	12
AD_3 ↔	13
AD_2 ↔	14
AD_1 ↔	15
AD_0 ↔	16
NMI ↔	17
INTR →	18
CLK →	19
GND ←	20

8086

40	← V_{CC}
39	↔ AD_{15}
38	→ AD_{16} / S_3
37	→ AD_{17} / S_4
36	→ AD_{18} / S_5
35	→ AD_{19} / S_6
34	→ $\overline{BHE}$/ S_7
33	← MN/ $\overline{MX}$
32	→ $\overline{RD}$
31	↔ ($\overline{RQ}$ / GT_0)
30	↔ ($\overline{RQ}$ / GT_1)
29	→ (LOCK)
28	→ ($\overline{S}_2$)
27	→ ($\overline{S}_1$)
26	→ ($\overline{S}_0$)
25	→ (QS_0)
24	→ (QS_1)
23	← $\overline{TEST}$
22	← READY
21	← RESET

$\overline{\text{RQ}}/\overline{\text{GT}_0}$, $\overline{\text{RQ}}/\overline{\text{GT}_1}$ **(Bus Request/ Bus Grant)** These requests are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle.

These pins are bidirectional.

The request on $\overline{GT_0}$ will have higher priority than $\overline{GT_1}$

$\overline{\text{LOCK}}$ An output signal activated by the LOCK prefix instruction.

Remains active until the completion of the instruction prefixed by LOCK.

The 8086 output low on the $\overline{\text{LOCK}}$ pin while executing an instruction prefixed by LOCK to **prevent other bus masters from gaining control of the system bus.**

ADDRESSING MODES
&
Instruction set

Introduction

```
;PROGRAM TO ADD TWO 16-BIT DATA (METHOD-1)

DATA SEGMENT              ;Assembler directive

        ORG 1104H        ;Assembler directive
        SUM DW 0         ;Assembler directive
        CARRY DB 0       ;Assembler directive

DATA ENDS                ;Assembler directive

CODE SEGMENT             ;Assembler directive

        ASSUME CS:CODE   ;Assembler directive
        ASSUME DS:DATA   ;Assembler directive
        ORG 1000H        ;Assembler directive

        MOV AX,205AH     ;Load the first data in AX register
        MOV BX,40EDH     ;Load the second data in BX register
        MOV CL,00H       ;Clear the CL register for carry
        ADD AX,BX        ;Add the two data, sum will be in AX
        MOV SUM,AX       ;Store the sum in memory location (1104H)
        JNC AHEAD        ;Check the status of carry flag
        INC CL           ;If carry flag is set,increment CL by one
AHEAD:  MOV CARRY,CL     ;Store the carry in memory location (1106H)
        HLT

CODE ENDS                ;Assembler directive
END                      ;Assembler directive
```

Program
A set of instructions written to solve a problem.

Instruction
Directions which a microprocessor follows to execute a task or part of a task.

Computer language

High Level   **Low Level**

Machine Language   **Assembly Language**

- **Binary bits**

- **English Alphabets**
- **'Mnemonics'**
- **Assembler**
  Mnemonics → Machine Language

36

ADDRESSING MODES

Addressing Modes

- ■ Every instruction of a program has to operate on a data.
- ■ The different ways in which a source operand is denoted in an instruction are known as addressing modes.

1. **Register Addressing**

2. **Immediate Addressing**

Group I : Addressing modes for register and immediate data

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

Group II : Addressing modes for memory data

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

Group III : Addressing modes for I/O ports

11. **Relative Addressing**   **Group IV : Relative Addressing mode**

12. **Implied Addressing**   **Group V : Implied Addressing mode**

Addressing Modes

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

The instruction will specify the name of the register which holds the data to be operated by the instruction.

Example:

MOV CL, DH

The content of 8-bit register DH is moved to another 8-bit register CL

(CL) ← (DH)

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

In immediate addressing mode, an 8-bit or 16-bit data is specified as part of the instruction

Example:

MOV DL, 08H

The 8-bit data (08_H) given in the instruction is moved to DL

$(DL) \leftarrow 08_H$

MOV AX, 0A9FH

The 16-bit data ($0A9F_H$) given in the instruction is moved to AX register

$(AX) \leftarrow 0A9F_H$

Addressing Modes : Memory Access

- **20 Address lines $\Rightarrow$ 8086 can address up to 2^{20} = 1M bytes of memory**

- **However, the largest register is only 16 bits**

- **Physical Address will have to be calculated**
  Physical Address : Actual address of a byte in memory. i.e. the value which goes out onto the address bus.

- **Memory Address represented in the form –**
  Seg : Offset   (Eg - 89AB:F012)

- **Each time the processor wants to access memory, it takes the contents of a segment register, shifts it one hexadecimal place to the left (same as multiplying by 16_{10}), then add the required offset to form the 20- bit address**

16 bytes of contiguous memory

89AB : F012 $\rightarrow$ 89AB $\rightarrow$ 89AB0 (Paragraph to byte $\rightarrow$ 89AB x 10 = 89AB0)
F012 $\rightarrow$ 0F012   (Offset is already in byte unit)
+ -------
98AC2   (The absolute address)

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

Here, the effective address of the memory location at which the data operand is stored is given in the instruction.

The effective address is just a 16-bit number written directly in the instruction.

Example:

MOV   BX, [1354H]
MOV   BL, [0400H]

The square brackets around the 1354_H denotes the contents of the memory location. When executed, this instruction will copy the contents of the memory location into BX register.

This addressing mode is called direct because the displacement of the operand from the segment base is specified directly in the instruction.

45

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

In Register indirect addressing, name of the register which holds the effective address (EA) will be specified in the instruction.

Registers used to hold EA are any of the following registers:

BX, BP, DI and SI.

Content of the DS register is used for base address calculation.

Example:

MOV CX, [BX]

Note : Register/ memory enclosed in brackets refer to content of register/ memory

> **Operations:**
>
> EA = (BX)
> BA = (DS) x 16_{10}
> MA = BA + EA
>
> (CX) ← (MA)   or,
>
> (CL) ← (MA)
> (CH) ← (MA +1)

46

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

In Based Addressing, **BX or BP** is used to hold the base value for effective address and a **signed 8-bit** or **unsigned 16-bit** displacement will be specified in the instruction.

In case of 8-bit displacement, it is **sign extended** to 16-bit before adding to the base value.

When **BX** holds the base value of EA, 20-bit physical address is calculated from **BX and DS.**

When **BP** holds the base value of EA, **BP and SS** is used.

Example:

MOV AX, [BX + 08H]

Operations:

$0008_H \leftarrow 08_H$ (Sign extended)
$EA = (BX) + 0008_H$
$BA = (DS) \times 16_{10}$
$MA = BA + EA$

$(AX) \leftarrow (MA)$ or,

$(AL) \leftarrow (MA)$
$(AH) \leftarrow (MA + 1)$

47

Addressing Modes

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

SI or DI register is used to hold an index value for memory data and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction.

Displacement is added to the index value in SI or DI register to obtain the EA.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

Example:

MOV CX, [SI + 0A2H]

Operations:

$FFA2_H \leftarrow A2_H$ **(Sign extended)**

$EA = (SI) + FFA2_H$
$BA = (DS) \times 16_{10}$
$MA = BA + EA$

$(CX) \leftarrow (MA)$ **or,**

$(CL) \leftarrow (MA)$
$(CH) \leftarrow (MA + 1)$

48

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

In Based Index Addressing, the effective address is computed from the sum of a base register (BX or BP), an index register (SI or DI) and a displacement.

Example:

MOV DX, [BX + SI + 0AH]

Operations:

$000A_H \leftarrow 0A_H$ **(Sign extended)**

EA = (BX) + (SI) + $000A_H$
BA = (DS) x 16_{10}
MA = BA + EA

(DX) $\leftarrow$ (MA) or,

(DL) $\leftarrow$ (MA)
(DH) $\leftarrow$ (MA + 1)

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

Note : Effective address of the Extra segment register

Employed in string operations to operate on string data.

The effective address (EA) of source data is stored in SI register and the EA of destination is stored in DI register.

Segment register for calculating base address of source data is DS and that of the destination data is ES

Example: MOVS BYTE

Operations:

Calculation of source memory location:
EA = (SI)   BA = (DS) x 16_{10} MA = BA + EA

Calculation of destination memory location:
EA_E = (DI) BA_E = (ES) x 16_{10} MA_E = BA_E + EA_E

(MAE) ← (MA)

If DF = 1, then (SI) ← (SI) – 1 and (DI) = (DI) - 1
If DF = 0, then (SI) ← (SI) +1 and (DI) = (DI) + 1

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

EU   BIU

These addressing modes are used to access data from standard I/O mapped devices or ports.

In direct port addressing mode, an 8-bit port address is directly specified in the instruction.

Example: **IN AL, [09H]**

Operations: **$PORT_{addr} = 09_H$**
                    $(AL) \leftarrow (PORT)$

Content of port with address 09_H is moved to AL register

In indirect port addressing mode, the instruction will specify the name of the register which holds the port address. In 8086, the 16-bit port address is stored in the DX register.

Example: **OUT [DX], AX**

Operations: **$PORT_{addr} = (DX)$**
                    $(PORT) \leftarrow (AX)$

Content of AX is moved to port whose address is specified by DX register.

51

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

In this addressing mode, the effective address of a program instruction is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

Example: **JZ 0AH**

Operations:

$000A_H \leftarrow 0A_H$ (sign extend)

If ZF = 1, then

EA = (IP) + $000A_H$
BA = (CS) x 16_{10}
MA = BA + EA

If ZF = 1, then the program control jumps to new address calculated above.

If ZF = 0, then next instruction of the program is executed.

52

1. **Register Addressing**

2. **Immediate Addressing**

3. **Direct Addressing**

4. **Register Indirect Addressing**

5. **Based Addressing**

6. **Indexed Addressing**

7. **Based Index Addressing**

8. **String Addressing**

9. **Direct I/O port Addressing**

10. **Indirect I/O port Addressing**

11. **Relative Addressing**

12. **Implied Addressing**

Instructions using this mode have no operands. The instruction itself will specify the data to be operated by the instruction.

Example: **CLC**

This clears the carry flag to zero.

INSTRUCTION SET

Instruction Set

8086 supports 6 types of instructions.

1. **Data Transfer Instructions**

2. **Arithmetic Instructions**

3. **Logical Instructions**

4. **String manipulation Instructions**

5. **Process Control Instructions**

6. **Control Transfer Instructions**

Instruction Set

1. Data Transfer Instructions

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: Source operand and Destination operand of the same size.

Source: Register or a memory location or an immediate data
Destination : Register or a memory location.

The size should be a either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

Instruction Set

1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

MOV reg2/ mem, reg1/ mem	
MOV reg2, reg1	(reg2) ← (reg1)
MOV mem, reg1	(mem) ← (reg1)
MOV reg2, mem	(reg2) ← (mem)
MOV reg/ mem, data	
MOV reg, data	(reg) ← data
MOV mem, data	(mem) ← data

XCHG reg2/ mem, reg1	
XCHG reg2, reg1	(reg2) ↔ (reg1)
XCHG mem, reg1	(mem) ↔ (reg1)

Instruction Set

1. Data Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

PUSH reg16/ mem	
PUSH reg16	$(SP) \leftarrow (SP) - 2$ $MA_S = (SS) \times 16_{10} + SP$ $(MA_S ; MA_S + 1) \leftarrow (reg16)$
PUSH mem	$(SP) \leftarrow (SP) - 2$ $MA_S = (SS) \times 16_{10} + SP$ $(MA_S ; MA_S + 1) \leftarrow (mem)$
POP reg16/ mem	
POP reg16	$MA_S = (SS) \times 16_{10} + SP$ $(reg16) \leftarrow (MA_S ; MA_S + 1)$ $(SP) \leftarrow (SP) + 2$
POP mem	$MA_S = (SS) \times 16_{10} + SP$ $(mem) \leftarrow (MA_S ; MA_S + 1)$ $(SP) \leftarrow (SP) + 2$

Instruction Set

1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

IN A, [DX]	
IN AL, [DX]	$PORT_{addr} = (DX)$ $(AL) \leftarrow (PORT)$
IN AX, [DX]	$PORT_{addr} = (DX)$ $(AX) \leftarrow (PORT)$
IN A, addr8	
IN AL, addr8	$(AL) \leftarrow (addr8)$
IN AX, addr8	$(AX) \leftarrow (addr8)$

OUT [DX], A	
OUT [DX], AL	$PORT_{addr} = (DX)$ $(PORT) \leftarrow (AL)$
OUT [DX], AX	$PORT_{addr} = (DX)$ $(PORT) \leftarrow (AX)$
OUT addr8, A	
OUT addr8, AL	$(addr8) \leftarrow (AL)$
OUT addr8, AX	$(addr8) \leftarrow (AX)$

Instruction Set

2. Arithmetic Instructions

Mnemonics: <mark>ADD</mark>**, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

ADD reg2/ mem, reg1/mem
 	
ADD reg2, reg1
ADD reg2, mem
ADD mem, reg1
	
	(reg2) ← (reg1) + (reg2)
	(reg2) ← (reg2) + (mem)
	(mem) ← (mem)+(reg1)

ADD reg/mem, data
 	
ADD reg, data
ADD mem, data
	
	(reg) ← (reg)+ data
	(mem) ← (mem)+data

ADD A, data
 	
ADD AL, data8
ADD AX, data16
	
	(AL) ← (AL) + data8
	(AX) ← (AX) +data16

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, <mark>ADC,</mark> SUB, SBB, INC, DEC, MUL, DIV, CMP...

ADC reg2/ mem, reg1/mem ADC reg2, reg1 ADC reg2, mem ADC mem, reg1	(reg2) ← (reg1) + (reg2)+CF (reg2) ← (reg2) + (mem)+CF (mem) ← (mem)+(reg1)+CF
ADC reg/mem, data ADC reg, data ADC mem, data	(reg) ← (reg)+ data+CF (mem) ← (mem)+data+CF

ADDC A, data
 	
ADD AL, data8
ADD AX, data16
	(AL) ← (AL) + data8+CF
	(AX) ← (AX) +data16+CF

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, <mark>SUB,</mark> SBB, INC, DEC, MUL, DIV, CMP...

SUB reg2/ mem, reg1/mem
 	
SUB reg2, reg1
SUB reg2, mem
SUB mem, reg1
	(reg2) ← (reg2) - (reg1)
	(reg2) ← (reg2) - (mem)
	(mem) ← (mem) - (reg1)

SUB reg/mem, data
 	
SUB reg, data
SUB mem, data
	(reg) ← (reg) - data
	(mem) ← (mem) - data

SUB A, data
 	
SUB AL, data8
SUB AX, data16
	(AL) ← (AL) - data8
	(AX) ← (AX) - data16

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, <mark>SBB,</mark> INC, DEC, MUL, DIV, CMP...

SBB reg2/ mem, reg1/mem SBB reg2, reg1 SBB reg2, mem SBB mem, reg1	(reg2) ← (reg1) - (reg2) - CF (reg2) ← (reg2) - (mem)- CF (mem) ← (mem) - (reg1) −CF
SBB reg/mem, data SBB reg, data SBB mem, data	(reg) ← (reg) – data - CF (mem) ← (mem) - data - CF
SBB A, data SBB AL, data8 SBB AX, data16	(AL) ← (AL) - data8 - CF (AX) ← (AX) - data16 - CF

Instruction Set

2. Arithmetic Instructions

Mnemonics: <mark>ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...</mark>

INC reg/ mem	
INC reg8	(reg8) ← (reg8) + 1
INC reg16	(reg16) ← (reg16) + 1
INC mem	(mem) ← (mem) + 1
DEC reg/ mem	
DEC reg8	(reg8) ← (reg8) - 1
DEC reg16	(reg16) ← (reg16) - 1
DEC mem	(mem) ← (mem) - 1

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, <mark>MUL</mark>, DIV, CMP...

MUL reg/ mem	
MUL reg	**For byte** : (AX) ← (AL) x (reg8) **For word** : (DX)(AX) ← (AX) x (reg16)
MUL mem	**For byte** : (AX) ← (AL) x (mem8) **For word** : (DX)(AX) ← (AX) x (mem16)
IMUL reg/ mem	
IMUL reg	**For byte** : (AX) ← (AL) x (reg8) **For word** : (DX)(AX) ← (AX) x (reg16)
IMUL mem	**For byte** : (AX) ← (AX) x (mem8) **For word** : (DX)(AX) ← (AX) x (mem16)

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

DIV reg/ mem	
DIV reg	**For 16-bit :- 8-bit :** (AL) ← (AX) :- (reg8) Quotient (AH) ← (AX) MOD(reg8) Remainder **For 32-bit :- 16-bit :** (AX) ← (DX)(AX) :- (reg16) Quotient (DX) ← (DX)(AX) MOD(reg16) Remainder
DIV mem	**For 16-bit :- 8-bit :** (AL) ← (AX) :- (mem8) Quotient (AH) ← (AX) MOD(mem8) Remainder **For 32-bit :- 16-bit :** (AX) ← (DX)(AX) :- (mem16) Quotient (DX) ← (DX)(AX) MOD(mem16) Remainder

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, <mark>DIV,</mark> CMP...**

IDIV reg/ mem	
IDIV reg	**For 16-bit :- 8-bit :** (AL) ← (AX) :- (reg8) Quotient (AH) ← (AX) MOD(reg8) Remainder **For 32-bit :- 16-bit :** (AX) ← (DX)(AX) :- (reg16) Quotient (DX) ← (DX)(AX) MOD(reg16) Remainder
IDIV mem	**For 16-bit :- 8-bit :** (AL) ← (AX) :- (mem8) Quotient (AH) ← (AX) MOD(mem8) Remainder **For 32-bit :- 16-bit :** (AX) ← (DX)(AX) :- (mem16) Quotient (DX) ← (DX)(AX) MOD(mem16) Remainder

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

CMP reg2/mem, reg1/ mem	
CMP reg2, reg1	Modify flags ← (reg2) − (reg1)
	If (reg2) > (reg1) then CF=0, ZF=0, SF=0
	If (reg2) < (reg1) then CF=1, ZF=0, SF=1
	If (reg2) = (reg1) then CF=0, ZF=1, SF=0
CMP reg2, mem	Modify flags ← (reg2) − (mem)
	If (reg2) > (mem) then CF=0, ZF=0, SF=0
	If (reg2) < (mem) then CF=1, ZF=0, SF=1
	If (reg2) = (mem) then CF=0, ZF=1, SF=0
CMP mem, reg1	Modify flags ← (mem) − (reg1)
	If (mem) > (reg1) then CF=0, ZF=0, SF=0
	If (mem) < (reg1) then CF=1, ZF=0, SF=1
	If (mem) = (reg1) then CF=0, ZF=1, SF=0

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

CMP reg/mem, data	
CMP reg, data	**Modify flags ← (reg) − (data)** **If (reg) > data then CF=0, ZF=0, SF=0** **If (reg) < data then CF=1, ZF=0, SF=1** **If (reg) = data then CF=0, ZF=1, SF=0**
CMP mem, data	**Modify flags ← (mem) − (mem)** **If (mem) > data then CF=0, ZF=0, SF=0** **If (mem) < data then CF=1, ZF=0, SF=1** **If (mem) = data then CF=0, ZF=1, SF=0**

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, <mark>CMP...</mark>**

CMP A, data	
CMP AL, data8	**Modify flags ← (AL) – data8** **If (AL) > data8 then CF=0, ZF=0, SF=0** **If (AL) < data8 then CF=1, ZF=0, SF=1** **If (AL) = data8 then CF=0, ZF=1, SF=0**
CMP AX, data16	**Modify flags ← (AX) – data16** **If (AX) > data16 then CF=0, ZF=0, SF=0** **If (AX) < data16 then CF=1, ZF=0, SF=1** **If (AX) = data16 then CF=0, ZF=1, SF=0**

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

AND A, data	
AND AL, data8	$(AL) \leftarrow (AL) \ \& \ data8$
AND AX, data16	$(AX) \leftarrow (AX) \ \& \ data16$

AND reg/mem, data	
AND reg, data	$(reg) \leftarrow (reg) \ \& \ data$
AND mem, data	$(mem) \leftarrow (mem) \ \& \ data$

71

Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

OR reg2/mem, reg1/mem	
OR reg2, reg1	$(reg2) \leftarrow (reg2) \mid (reg1)$
OR reg2, mem	$(reg2) \leftarrow (reg2) \mid (mem)$
OR mem, reg1	$(mem) \leftarrow (mem) \mid (reg1)$

OR reg/mem, data	
OR reg, data	$(reg) \leftarrow (reg) \mid data$
OR mem, data	$(mem) \leftarrow (mem) \mid data$

OR A, data	
OR AL, data8	$(AL) \leftarrow (AL) \mid data8$
OR AX, data16	$(AX) \leftarrow (AX) \mid data16$

72

Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL …

XOR reg2/mem, reg1/mem	
XOR reg2, reg1	$(reg2) \leftarrow (reg2) \wedge (reg1)$
XOR reg2, mem	$(reg2) \leftarrow (reg2) \wedge (mem)$
XOR mem, reg1	$(mem) \leftarrow (mem) \wedge (reg1)$

XOR reg/mem, data	
XOR reg, data	$(reg) \leftarrow (reg) \wedge data$
XOR mem, data	$(mem) \leftarrow (mem) \wedge data$

XOR A, data	
XOR AL, data8	$(AL) \leftarrow (AL) \wedge data8$
XOR AX, data16	$(AX) \leftarrow (AX) \wedge data16$

73

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL …**

TEST reg2/mem, reg1/mem	
TEST reg2, reg1	Modify flags ← (reg2) & (reg1)
TEST reg2, mem	Modify flags ← (reg2) & (mem)
TEST mem, reg1	Modify flags ← (mem) & (reg1)

TEST reg/mem, data	
TEST reg, data	Modify flags ← (reg) & data
TEST mem, data	Modify flags ← (mem) & data

TEST A, data	
TEST AL, data8	Modify flags ← (AL) & data8
TEST AX, data16	Modify flags ← (AX) & data16

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL …**


SHR reg/mem

SHR reg

i) SHR reg, 1

ii) SHR reg, CL

SHR mem

i) SHR mem, 1

ii) SHR mem, CL

$$CF \leftarrow B_{LSD} \; : \; B_n \leftarrow B_{n+1} \; : \; B_{MSD} \leftarrow 0$$

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

SHL reg/mem or SAL reg/mem	$CF \leftarrow B_{MSD} : B_{n+1} \leftarrow B_n ; B_{LSD} \leftarrow 0$
SHL reg or SAL reg	
i) SHL reg, 1 or SAL reg, 1	reg 8 / mem 8
ii) SHL reg, CL or SAL reg, CL	
SHL mem or SAL mem	reg 16 / mem 16
i) SHL mem, 1 or SAL mem, 1	
ii) SHL mem, CL or SAL mem, CL	

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

RCR reg/mem

RCR reg
i) RCR reg, 1
ii) RCR reg, CL

RCR mem
i) RCR mem, 1
ii) RCR mem, CL

$$B_n \leftarrow B_{n-1} \; ; \; B_{MSD} \leftarrow CF \; ; \; CF \leftarrow B_{LSD}$$

MSD ← reg 8 / mem 8 LSD

| B_7 | B_6 | B_5 | B_4 | B_3 | B_2 | B_1 | B_0 | CF |

MSD ← reg 16 / mem 16 LSD

| B_{15} | B_{14} | B_{13} | . . . . | B_2 | B_1 | B_0 | CF |

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, <mark>RCL</mark> ...**

ROL reg/mem	$B_{n+1} \leftarrow B_n : CF \leftarrow B_{MSD} ; B_{LSD} \leftarrow B_{MSD}$
ROL reg	
i) ROL reg, 1	
ii) ROL reg, CL	
ROL mem	
i) ROL mem, 1	
ii) ROL mem, CL	

MSD — reg 8 / mem 8 — LSD

CF | B_7 | B_6 | B_5 | B_4 | B_3 | B_2 | B_1 | B_0

MSD — reg 16 / mem 16 — LSD

CF | B_{15} | B_{14} | B_{13} | . . . . | B_2 | B_1 | B_0

78

Instruction Set

4. String Manipulation Instructions

❑ **String :** **Sequence of bytes or words**

❑ **8086 instruction set includes instruction for string movement, comparison, scan, load and store.**

❑ **REP instruction prefix : used to repeat execution of string instructions**

❑ **String instructions end with S or SB or SW.**
S represents string, SB string byte and SW string word.

❑ **Offset or effective address of the source operand is stored in SI register and that of the destination operand is stored in DI register.**

❑ **Depending on the status of DF, SI and DI registers are automatically updated.**

❑ **DF = 0 ⇒ SI and DI are incremented by 1 for byte and 2 for word.**

❑ **DF = 1 ⇒ SI and DI are decremented by 1 for byte and 2 for word.**

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP,** **MOVS, CMPS, SCAS, LODS, STOS**

REP	
REPZ/ REPE(Repeat if zero/ repeat if equal)	**While CX $\neq$ 0 and ZF = 1, repeat execution of string instruction and (CX) $\leftarrow$ (CX) − 1**
(Repeat CMPS or SCAS until ZF = 0)	
REPNZ/ REPNE (Repeat if not zero/ repeat if not equal)	**While CX $\neq$ 0 and ZF = 0, repeat execution of string instruction and (CX) $\leftarrow$ (CX) - 1**
(Repeat CMPS or SCAS until ZF = 1)	

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

MOVS	
MOVSB	$MA = (DS) \times 16_{10} + (SI)$ $MA_E = (ES) \times 16_{10} + (DI)$ $(MA_E) \leftarrow (MA)$ If DF = 0, then $(DI) \leftarrow (DI) + 1$; $(SI) \leftarrow (SI) + 1$ If DF = 1, then $(DI) \leftarrow (DI) - 1$; $(SI) \leftarrow (SI) - 1$
MOVSW	$MA = (DS) \times 16_{10} + (SI)$ $MA_E = (ES) \times 16_{10} + (DI)$ $(MA_E ; MA_E + 1) \leftarrow (MA; MA + 1)$ If DF = 0, then $(DI) \leftarrow (DI) + 2$; $(SI) \leftarrow (SI) + 2$ If DF = 1, then $(DI) \leftarrow (DI) - 2$; $(SI) \leftarrow (SI) - 2$

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Compare two string byte or string word

CMPS	

CMPSB	$MA = (DS) \times 16_{10} + (SI)$
	$MA_E = (ES) \times 16_{10} + (DI)$
	
	Modify flags $\leftarrow$ **(MA) - (MA$_E$)**
	
	If (MA) > (MA$_E$), then CF = 0; ZF = 0; SF = 0
	If (MA) < (MA$_E$), then CF = 1; ZF = 0; SF = 1

CMPSW	If (MA) = (MA$_E$), then CF = 0; ZF = 1; SF = 0 **For byte operation** If DF = 0, then (DI) $\leftarrow$ (DI) + 1; (SI) $\leftarrow$ (SI) + 1 If DF = 1, then (DI) $\leftarrow$ (DI) - 1; (SI) $\leftarrow$ (SI) - 1 **For word operation** If DF = 0, then (DI) $\leftarrow$ (DI) + 2; (SI) $\leftarrow$ (SI) + 2 If DF = 1, then (DI) $\leftarrow$ (DI) - 2; (SI) $\leftarrow$ (SI) - 2

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Scan (compare) a string byte or word with accumulator

SCAS	

SCASB	$MA_E = (ES) \times 16_{10} + (DI)$
	Modify flags $\leftarrow$ (AL) - (MA_E)
	
	If (AL) > (MA_E), then CF = 0; ZF = 0; SF = 0
	If (AL) < (MA_E), then CF = 1; ZF = 0; SF = 1
	If (AL) = (MA_E), then CF = 0; ZF = 1; SF = 0
	
	If DF = 0, then (DI) $\leftarrow$ (DI) + 1
	If DF = 1, then (DI) $\leftarrow$ (DI) − 1

SCASW	$MA_E = (ES) \times 16_{10} + (DI)$
	Modify flags $\leftarrow$ (AL) - (MA_E)
	
	If (AX) > $(MA_E ; MA_E + 1)$, then CF = 0; ZF = 0; SF = 0
	If (AX) < $(MA_E ; MA_E + 1)$, then CF = 1; ZF = 0; SF = 1
	If (AX) = $(MA_E ; MA_E + 1)$, then CF = 0; ZF = 1; SF = 0
	
	If DF = 0, then (DI) $\leftarrow$ (DI) + 2
	If DF = 1, then (DI) $\leftarrow$ (DI) − 2

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, <mark>LODS,</mark> STOS**

Load string byte in to AL or string word in to AX

LODS	
LODSB	$MA = (DS) \times 16_{10} + (SI)$ $(AL) \leftarrow (MA)$ If DF = 0, then $(SI) \leftarrow (SI) + 1$ If DF = 1, then $(SI) \leftarrow (SI) - 1$
LODSW	$MA = (DS) \times 16_{10} + (SI)$ $(AX) \leftarrow (MA ; MA + 1)$ If DF = 0, then $(SI) \leftarrow (SI) + 2$ If DF = 1, then $(SI) \leftarrow (SI) - 2$

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Store byte from AL or word from AX in to string

STOS	
STOSB	$MA_E = (ES) \times 16_{10} + (DI)$ $(MA_E) \leftarrow (AL)$ If DF = 0, then $(DI) \leftarrow (DI) + 1$ If DF = 1, then $(DI) \leftarrow (DI) - 1$
STOSW	$MA_E = (ES) \times 16_{10} + (DI)$ $(MA_E ; MA_E + 1) \leftarrow (AX)$ If DF = 0, then $(DI) \leftarrow (DI) + 2$ If DF = 1, then $(DI) \leftarrow (DI) - 2$

Instruction Set

5. Processor Control Instructions

Mnemonics	Explanation
STC	Set CF ← 1
CLC	Clear CF ← 0
CMC	Complement carry CF ← CF$^/$
STD	Set direction flag DF ← 1
CLD	Clear direction flag DF ← 0
STI	Set interrupt enable flag IF ← 1
CLI	Clear interrupt enable flag IF ← 0
NOP	No operation
HLT	Halt after interrupt is set
WAIT	Wait for TEST pin active
ESC opcode mem/ reg	Used to pass instruction to a coprocessor which shares the address and data bus with the 8086
LOCK	Lock bus during next instruction

86

Instruction Set

6. Control Transfer Instructions

■ **Transfer the control to a specific destination or target instruction**
■ **Do not affect flags**

❑ **8086 Unconditional transfers**

Mnemonics	Explanation
CALL reg/ mem/ disp16	Call subroutine
RET	Return from subroutine
JMP reg/ mem/ disp8/ disp16	Unconditional jump

Instruction Set

6. Control Transfer Instructions

❑ **8086 signed conditional branch instructions**

❑ **8086 unsigned conditional branch instructions**

■ **Checks flags**

■ **If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP**

Instruction Set

6. Control Transfer Instructions

❑ **8086 signed conditional branch instructions**

Name	Alternate name
JE disp8 **Jump if equal**	**JZ disp8** **Jump if result is 0**
JNE disp8 **Jump if not equal**	**JNZ disp8** **Jump if not zero**
JG disp8 **Jump if greater**	**JNLE disp8** **Jump if not less or equal**
JGE disp8 **Jump if greater than or equal**	**JNL disp8** **Jump if not less**
JL disp8 **Jump if less than**	**JNGE disp8** **Jump if not greater than or equal**
JLE disp8 **Jump if less than or equal**	**JNG disp8** **Jump if not greater**

❑ **8086 unsigned conditional branch instructions**

Name	Alternate name
JE disp8 **Jump if equal**	**JZ disp8** **Jump if result is 0**
JNE disp8 **Jump if not equal**	**JNZ disp8** **Jump if not zero**
JA disp8 **Jump if above**	**JNBE disp8** **Jump if not below or equal**
JAE disp8 **Jump if above or equal**	**JNB disp8** **Jump if not below**
JB disp8 **Jump if below**	**JNAE disp8** **Jump if not above or equal**
JBE disp8 **Jump if below or equal**	**JNA disp8** **Jump if not above**

Instruction Set

6. Control Transfer Instructions

❑ **8086 conditional branch instructions affecting individual flags**

Mnemonics	Explanation
JC disp8	Jump if CF = 1
JNC disp8	Jump if CF = 0
JP disp8	Jump if PF = 1
JNP disp8	Jump if PF = 0
JO disp8	Jump if OF = 1
JNO disp8	Jump if OF = 0
JS disp8	Jump if SF = 1
JNS disp8	Jump if SF = 0
JZ disp8	Jump if result is zero, i.e, Z = 1
JNZ disp8	Jump if result is not zero, i.e, Z = 1

Assembler directives

Assemble Directives

- **Instructions to the Assembler regarding the program being executed.**

- **Control the generation of machine codes and organization of the program; but no machine codes are generated for assembler directives.**

- **Also called 'pseudo instructions'**

- **Used to :**
  - › **specify the start and end of a program**
  - › **attach value to variables**
  - › **allocate storage locations to input/ output data**
  - › **define start and end of segments, procedures, macros etc..**

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

- **Define Byte**

- **Define a byte type (8-bit) variable**

- **Reserves specific amount of memory locations to each variable**

- **Range : 00_H – FF_H for unsigned value;**
  00_H – $7F_H$ for positive value and
  80_H – FF_H for negative value

- **General form : variable DB value/ values**

Example:

LIST DB 7FH, 42H, 35H

Three consecutive memory locations are reserved for the variable LIST and each data specified in the instruction are stored as initial value in the reserved memory location

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

■ **Define Word**

■ **Define a word type (16-bit) variable**

■ **Reserves two consecutive memory locations to each variable**

■ **Range : 0000_H – $FFFF_H$ for unsigned value;**
       0000_H – $7FFF_H$ for positive value and
       8000_H – $FFFF_H$ for negative value

■ **General form : variable DW value/ values**

Example:

ALIST DW 6512H, 0F251H, 0CDE2H

Six consecutive memory locations are reserved for the variable ALIST and each 16-bit data specified in the instruction is stored in two consecutive memory location.

Assemble Directives

DB

DW

**SEGMENT
ENDS**

ASSUME

ORG
END
EVEN
EQU

PROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

■ **SEGMENT : Used to indicate the beginning of a code/ data/ stack segment**

■ **ENDS : Used to indicate the end of a code/ data/ stack segment**

■ **General form:**

Segnam SEGMENT

   ...
   ...
   ...   **Program code
   ...   or
   ...   Data Defining Statements**
   ...

Segnam ENDS

User defined name of the segment

95

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

■ **Informs the assembler the name of the program/ data segment that should be used for a specific segment.**

■ **General form:**

ASSUME segreg : segnam, .. , segreg : segnam

Segment Register

User defined name of the segment

Example:

ASSUME CS: ACODE, DS:ADATA	Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment ADATA

96

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

- **ORG** (Origin) is used to assign the starting address (Effective address) for a program/ data segment

- **END** is used to terminate a program; statements after END will be ignored

- **EVEN** : Informs the assembler to store program/ data segment starting from an even address

- **EQU** (Equate) is used to attach a value to a variable

Examples:

ORG 1000H	Informs the assembler that the statements following ORG 1000H should be stored in memory starting with effective address 1000_H
LOOP EQU 10FEH	Value of variable LOOP is $10FE_H$

_SDATA SEGMENT
    ORG 1200H
    A DB 4CH
    EVEN
    B DW 1052H
_SDATA ENDS
	In this data segment, effective address of memory location assigned to A will be 1200_H and that of B will be 1202_H and 1203_H.

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
ENDP
FAR
NEAR

SHORT

MACRO
ENDM

■ **PROC Indicates the beginning of a procedure**

■ **ENDP End of procedure**

■ **FAR Intersegment call**

■ **NEAR Intrasegment call**

■ **General form**

procname PROC[NEAR/ FAR]

      ...
      ...   } **Program statements of the procedure**
      ...

      RET   **Last statement of the procedure**

procname ENDP

User defined name of the procedure

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
ENDP
FAR
NEAR

SHORT

MACRO
ENDM

Examples:

ADD64 PROC NEAR ... ... RET ADD64 ENDP	The subroutine/ procedure named ADD64 is declared as NEAR and so the assembler will code the CALL and RET instructions involved in this procedure as near call and return
CONVERT PROC FAR ... ... RET CONVERT ENDP	The subroutine/ procedure named CONVERT is declared as FAR and so the assembler will code the CALL and RET instructions involved in this procedure as far call and return

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
ENDP
FAR
NEAR

SHORT

MACRO
ENDM

■ **Reserves one memory location for 8-bit signed displacement in jump instructions**

Example:

JMP SHORT AHEAD	**The directive will reserve one memory location for 8-bit displacement named AHEAD**

Assemble Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
ENDP
FAR
NEAR

SHORT

MACRO
ENDM

■ **MACRO** **Indicate the beginning of a macro**

■ **ENDM** **End of a macro**

■ **General form:**

macroname MACRO[Arg1, Arg2 ...]

...
...
...

} **Program statements in the macro**

macroname ENDM

User defined name of the macro

8086 and 8088 comparison

Memory mapping	I/O mapping
20 bit address are provided for I/O devices	8-bit or 16-bit addresses are provided for I/O devices
The I/O ports or peripherals can be treated like memory locations and so all instructions related to memory can be used for data transmission between I/O device and processor	Only IN and OUT instructions can be used for data transfer between I/O device and processor
Data can be moved from any register to ports and vice versa	Data transfer takes place only between accumulator and ports
When memory mapping is used for I/O devices, full memory address space cannot be used for addressing memory. $\Rightarrow$ Useful only for small systems where memory requirement is less	Full memory space can be used for addressing memory. $\Rightarrow$ Suitable for systems which require large memory capacity
For accessing the memory mapped devices, the processor executes memory read or write cycle. $\Rightarrow$ M / $\overline{IO}$ is asserted high	For accessing the I/O mapped devices, the processor executes I/O read or write cycle. $\Rightarrow$ M / $\overline{IO}$ is asserted low

102