


# Input-Output Programming

14.



## Port-0

This port need pull-up resistor because of open drain.

Port-0 as output - (Toggle)

```
BACK: MOV A, #55H
      MOV P0, A
      ACALL DELAY
      MOV A, #0AAH
      MOV P0, A
      ACALL DELAY
      SJMP HERE-BACK
```

> Port 0 as input

```
MOV A, #0FFH
MOV P0, A
BACK: MOV A, P0
      MOV P1, A
      SJMP BACK
```

- It can use as both address and data bus. It will combine with Port-2 to make 16 bit address.

## Port-1

• Port-1 as an output (toggle)

```
MOV A, #55H
BACK: MOV P1, A
      ACALL DELAY
      CPL A
      SJMP BACK
```

Port 1 as Input:

```
MOV A, #0FFH
MOV P1, A
MOV A, P1
MOV R7, A
ACALL DELAY
MOV A, P1
MOV R6, A
ACALL DELAY
MOV A, P1
MOV R5, A
```



## Port-2

Taggling all bits

15  
MOV A, #1111  
BACK: MOV P2, A  
AGAIN DELAY  
CPL A  
JMP BACK

also Output

MOV A, #0FFH  
MOV P2, A  
BACK: MOV A, P2  
MOV P1, A  
JMP BACK.


## Port-3

It is commonly used as other bits mark.

	func	pin
P3.0	RxD	
P3.1	TxD	
P3.2	$\overline{\text{INT0}}$	
P3.3	$\overline{\text{INT1}}$	
P3.4	T0	
P3.5	T1	
P3.6	$\overline{\text{WR}}$	
P3.7	$\overline{\text{RD}}$	




- > When used as **input**, 1 must be written by the program to the corresponding 0 latch by the program, must turn on both the transistor off and then it will be connected to input buffer.
- > When used as **output**, then pin latches will program to be 0. will turn on the transistor all latches that are program to 1 still float, hence pull up resistor needed.



- > **Read pin Data**
- > When it is used as **address bus**, upper fet. will turn on & lower fet off to provide logic high at that pin
- > If upper off & lower on to give low logic at that pin
- > After address has been formed & latched into external circuit by address latch Enable (ALE), the bus will become **Data bus**
- > Port-0 now reads data by external memory.

# PORT-1


- > When used as **input**, 1 is written by the program to the latch, turning lower fet off, which will get internal pull up resistor high, hence it will go from buffer.



- > **Read pin data**
- > When used as **output**, lower fet is on, latch is programmed to 0, the pullup is off & the pin provides the input of the external circuit low.




- Input / output fnc. is same as port-1
- Whenever we need 16 bit address, we need with port-0 because of external memory.



PORT-3

- ✗ Input / Output pin is similar as to port-1  
 ✓ Port-3 used as for other signals also



P3 bit	4mc
P3.0	RxD
P3.1	TxD
P3.2	<u>INT0</u>
P3.3	<u>INT1</u>
P3.4	TO
P3.5	TI
P3.6	<u>WR</u>
P3.7	<u>RD</u>

## BIT ADDRESSEABILITY

- BIT ADDRESSEABILITY
- > We can alter any single bit without touching rest using  
"SET X, 4" example P1.5  
    ↓     ↘ bit  
   Port



Read Input pin Vs port latch.

Reading port.

Extension: ☐ data returned

Read the status of the Input pin

To make bit of any Input port we must write 1 to that bit. Only some instruction used to get the external data at the pins to CPU

CPU

Read the internal latch of the output port  
Same Instruction

Read the content of Internal port latch, the instruction reads the internal latch of the port and bring the data in CPU

- This data is AND with content of A
- The result is written back to port latch.

- The port pin data is changed & now has the same value as port latch

ANL Px  
ORL Px  
XRL Px

ANL PI, A  
ORL P2, A  
XRL P0, A

latch.

JBC Px.y, Target

JBC PI.1, Target

CPL Px.y

CPL PI.2

INC Px

INC PI

DGC Px

DGC P2

DJNZ Px.y, Target

DJNZ PI, TARGET

MOV Px.y, C

MOV PI.2, C

CLR Px.y

CLR P2.3

SETB Px.y

SETB P2.3

Read-modify-write feature (reading the port & modifying value)

pin → latch port → CPU (operation with Accum) → latch port → pin

Let suppose all pins are turn high means no current will come out but we want to get output from.

P1.2 & P1.3

MOV A, #0xFF 1111111

~~ANL A, #0x9F~~ 11001111

MOV PI, A