

> Port 0 as input

MOV A, # OFPH

MOV PO, A

BACK: NOV A, PO- input

MOV PI, A

SIMP BACK

Pert-0

this part need full-up resister because of open drain.

But -o as outfut - (Taggle)

BACK: MOV A, # STH

MOV PO, A

ACALI DELAY

MOV A, # DAAH

MOV PO, A

ACALL DELAY

STMP HERE BACK

· It wan use as botto adduss and data bus Of will cambine with Rest-I to make & bit adduss.

lout-1

- Morlot-1 as an outfut (laggle)

BACK: MOV PI, A
ACAU DECAY
CPL A
SIMP BACK
Pert 1 as Reput: ——

MOV A JHOPPY MOV PI, A MOV A, PI MOV RT, A ALAMDELAY MOV A, PI MOV RG, A ACHLOLAY MOV A PI MOV RS, A.

Toggling all bile dea Buput MON A, HOPPY WELL Y 18 NIN Mor 12, A BACK: MOV P2, A MICK! MOV A, PZ ALAU DELAY MOV PI,A CPL A Jimp BACK. SIMP BACK It is cannonly used as other bids weark. fne 13.0 RDD 13.1 TAD P3.2 INTO P3.3 TIME P3.4 To P3.5 TI

TUR

attended to the second that

RD

13.6


P3-7

fall butter up, he followers

In In the A walled

XISAN MIAIS

consider of an entered the ment be winten by the program to the consider of and then it will be considered to input buffer. I will foregram to be mail term on the transister all tarkes about our program to a will fresh house full up market needed.



Read più Data

Miren il is uned as address bus, lifter fet will from on

Miren il is uned as address bus, lifter fet will from on

Chance fet off to formide lagic light at that fin

St rifter off allower on to some low logic at that fin

After address has been from a latched into eximal cravit

After address has been from a latched into eximal cravit


by address latch Enable (ALF), the bus will become Dala bus

by address latch Enable (ALF), who bus will become Dala bus

by address latch Enable (ALF), who bus will become Dala bus

by address latch Enable (ALF), who bus will become Dala bus


by address latch Enable (ALF).




to a the fullet is off & the fin variotive the inflit of the

Read fin data

lost





BIT ADDRESSEBIUTY

> We can obtain any ringle but without touching sust mostly

18ET X. Y' expansple P1.5

Read higher piece Vs peet latch. Extensifier ! datartund Kading port. Read due internal keed the status of the Unfut bin later of the To make but of any input fact arthur port we must white I to that bit. Same Rustudion Conly some instruction used to lead the content gu the woland data at the Intonalfiert latch, · The Purmetein reads the Rius to CPV CPU == Enterval Catch of the later. dette in CPU the ANL PI, A AWL . ORL P2, A Px DRL · Hus data is AND XRL PO, A Px with constant of A 1X RL JBC PI.I, TAuget JBC PX.4, Target-CPL PX.4: · the result remeden back de port botch. INC PI PX INC · du porten date is Px · DGC P2 DGC Changel & now has the DJNZ PI, TARGET PX.4, Talget DINT demie realise as pect titch PX.4, C MOV P1.2, C MOV PX.Y CLR P2.3 CLR PX.Y SETB P2.3 SETB Rud-medify-weite feature (reading the feet & medifying name) pin -> latch poet -> LAV (of restricts -> Latchpert -> pin with Account to fin heave no current will come out but see wealt to fet output from. P1.22 P1.3 1111111 MOV A 1 #OXFF 11001111 - PAWANLA; #0x9F MOV PI, A