xor_gate.sv 1

```
module xor_gate( a_i, b_i, out_o );
input a_i, b_i;
output out_o;
assign out_o = a_i ^ b_i; // bitwise xor
endmodule
```

09/12/12 15:46:23

xor_test.sv

```
1
```

```
module xor_test();
reg a,b;
wire result;
xor_gate my_xor (
    .a_i(a),
    .b_i(b),
    .out_o(result)
);
initial begin
$vcdpluson;
// making input signals 0 at start
a='0;
b='0;
#5
    a = 1'b0;
    b = 1'b0;
\phi = \phi = 0 
    a = 1'b1;
#5
    b = 1'b0;
\phi = 0
#5
    a = 1'b0;
    b = 1'b1;
#5
    a = 1'b1;
    b = 1'b1;
\phi = \phi = 0 
end
```

endmodule