Control Path Code:

```
`timescale 1ns / 1ps
module control(
    input clk,
    input reset,
    input eq_flag,
    input if flag,
    output reg done,
    output x load,
    output y_load,
    output x sel,
    output y_sel,
    output gcd_load
    );
      reg [3:0]present state, next state;
      reg x_sel, y_sel, x_load, y_load, gcd_load;
      parameter start = 1,
                        in = 2,
                        test = 3,
                        test2 = 4,
                        update1 = 5,
                        update2 = 6,
                        stop = 7;
      always@(posedge clk or reset)
      begin
      if(reset)
           begin
```

```
present_state <= start;</pre>
     next_state <= start;</pre>
     done <= 0;
     end
else
     case (next_state)
      start: begin
                         next state <= in;</pre>
                         end
    test: begin
                         x sel <= 1'b0;
                         y_sel <= 1'b0;</pre>
                         x_load <= 1'b0;</pre>
                         y_load <= 1'b0;</pre>
                         next_state <= test2;</pre>
                     end
       test2: begin
                         x_sel <= 1'b0;</pre>
                         y_sel <= 1'b0;</pre>
                         x load <= 1'b0;</pre>
                         y_load <= 1'b0;</pre>
                         if(eq_flag == 1'b1)
                                next_state <= stop;</pre>
                         else if( if flag == 1'b1)
                                next_state <= update1;</pre>
                         else
                                next_state <= update2;</pre>
```

```
end
     update2: begin
                              // y = y - x;
                              x_load <= 1'b1;</pre>
                              y_load <= 1'b0;</pre>
                              x_sel <= 1'b0;</pre>
                              next_state <= test;</pre>
                        end
     update1: begin
                              y_load <= 1'b1;</pre>
                              x_load <= 1'b0;</pre>
                              y_sel <= 1'b0;</pre>
                           next_state <= test;</pre>
                          end
     in: begin
                x_sel <= 1'b1; y_sel <= 1'b1;</pre>
                x load <= 1'b1; y load <= 1'b1;</pre>
                if( eq_flag == 1'b1)
                       next_state <= stop;</pre>
                else
                       next state <= test;</pre>
         end
  stop: begin
         gcd_load <= 1'b1;</pre>
         done <= 1;
         next state <= stop;</pre>
         end
endcase
```

end

Data Path Code:

```
`timescale 1ns / 1ps
module data(
    input [31:0] num1, num2,
    output [31:0] gcd_out,
    output reg DONE,
     input clk, reset
    );
     wire xsel, ysel, xload, yload, gcdload, eqflag, ifflag;
     wire done;
      datapath d1( .clk(clk), .reset(reset), .x sel(xsel),
.y_sel(ysel), .x_load(xload),
      .y load(yload), .gcd load(gcdload),
      .a(num1), .b(num2), .eq flag(eqflag), .if flag(ifflag),
    .gcd(gcd_out));
      control c1( .clk(clk),
    .reset (reset),
    .eq_flag(eqflag),
    .if_flag(ifflag),
     .done(done),
    .x load(xload),
    .y_load(yload),
```

```
.x_sel(xsel),
    .y_sel(ysel),
    .gcd load(gcdload));
     always @(posedge clk) begin
           DONE <= done;
     end
endmodule
GCD Code:
`timescale 1ns / 1ps
module gcd(
    input [31:0] num1, num2,
    output [31:0] gcd_out,
    output reg DONE,
     input clk, reset
    );
     wire xsel, ysel, xload, yload, gcdload, eqflag, ifflag;
     wire done;
      datapath d1( .clk(clk), .reset(reset), .x_sel(xsel),
.y_sel(ysel), .x_load(xload),
      .y load(yload), .gcd load(gcdload),
      .a(num1), .b(num2), .eq_flag(eqflag), .if_flag(ifflag),
    .gcd(gcd_out));
      control c1( .clk(clk),
    .reset (reset),
```

```
.eq_flag(eqflag),
    .if_flag(ifflag),
     .done(done),
    .x_load(xload),
    .y_load(yload),
    .x_sel(xsel),
    .y_sel(ysel),
    .gcd_load(gcdload));
     always @(posedge clk) begin
           DONE <= done;
     end
endmodule
MUX Code:
module mux(
    input sel,
    input [31:0] in0, in1,
      output [31:0] mux_out
    );
assign mux out = (sel==0) ? in0 : in1;
endmodule
Reg Code:
`timescale 1ns / 1ps
module reg_file(
    input clk,
```

```
input reset,
input load,
input [31:0] data,
output [31:0] out
);
 reg [31:0] out;
 always@(posedge clk)
 begin
 if(reset == 1'b1) begin
       out <= 0;
 end else if(load == 1'b1) begin
       out <= data;
 end else begin
       out <= out;
 end
 end
```

GCD TB Code:

endmodule

```
module tb_gcd1;

// Inputs

reg [31:0] num1;

reg [31:0] num2;

reg clk;
```

```
reg reset;
     // Outputs
     wire [31:0] gcd_out;
     wire done;
     // Instantiate the Unit Under Test (UUT)
     gcd uut (
           .num1(num1),
           .num2(num2),
           .gcd_out(gcd_out),
           .DONE (done),
           .clk(clk),
           .reset(reset)
     ) ;
always
        #10 clk = ~clk;
initial
            begin
            #1000
            $finish;
            end
     initial
     begin
           num1 = 32'd0;
           num2 = 32'd0;
           clk = 0;
```

```
end

initial
begin
#30
reset = 0;
end

initial
begin
#50
num1 = 32'd42;
num2 = 32'd16;
end
```

reset = 1;

endmodule

Output:

