## **Synchronous FIFO**

# Verification of synchronous FIFO using SVA

## 1- verification plan

A	В	C	D	E
Label 1	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
	value and the sequential flags should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.		A checker in the testbench to make sure the output is correct
FIFO_2	randomly by looping and randomizing the inputs	the time and also on rd_en which makes it low	Cover all values of the ouput falgs and cover the cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and read enable took place in all state of the FIFO.	A checker in the testbench to make sure the output is correct

## 2- bugs were in design

## bugs fixed in FIFO project

## 1- in first always block

• add wr\_ack and overflow signals to rst

## 2- in second always block

• add data\_out to rst

## 3- in third always block

• adding the priority conditions in counter logic

## 4- in the combinational output flags conditions

• adjusting the conditions of the flags (almost\_full)

#### 3- design fixing the bugs and the asseritions

```
module FIFO(fifo_interface.DUT _if);
module FIFO(fifo_interface.DUT _if);
reg [fi_if_if_io_addr = $clop2(f_if_if_iO_DEPHH);
reg [max_fifo_addr = $clop2(f_if_if_iO_DEPHH-1:0);
reg [max_fifo_addr-1:0] wm_ptr, rd_ptr;
reg [max_fifo_addr-1:0] count; //lt has the same bits as the depth so we can equi them

//always block for write process and overflow calculations
always @(posedge f_if_clk or negedge f_if_irst_n) begin
if (if_if_irst_n) begin
wm_ptr < 0;
f_ii.wm_ack < 0;
if (if_if_irst_n) begin

f_if_irst_n begin
f_if_irst_n ck < 0;
if (if_ir, ck < 0);
if_ir, ck < 0);
if (if_ir, ck < 0);
if_ir, ck < 0);
```

```
// always block for evaluating the counter
always @(nosedge f_if.clk or negedge f_if.rst_n) begin

if (if_if.rst_n) begin

count <= 0;

if (if_if.rst_n) begin

count <= 0;

if ((f_if.rst_n, f_if.rd_en) == 2'b01) && !f_if.full)

count <= count + 1;

else if (((f_if.rst_n, f_if.rd_en) == 2'b01) && !f_if.empty)

count <= count + 1;

else if (((f_if.rst_n, f_if.rd_en) == 2'b11) && f_if.empty)

count <= count + 1;

else if (((f_if.rst_n, f_if.rd_en) == 2'b11) && f_if.empty)

count <= count + 2;

else if (((f_if.rst_n, f_if.rd_en) == 2'b11) && f_if.empty)

count <= count + 2;

else if (((f_if.rst_n, f_if.rd_en) == 2'b11) & f_if.empty)

count <= count + 2;

else if (((f_if.rst_n, f_if.rd_en) == 2'b11) & f_if.empty)

count <= count + 2;

else if (((f_if.rst_n, f_if.rd_en) == 2'b11) & f_if.empty)

assign f_if.full = (count == f_if.rst_n)DEPTH)? 1 : 0;

assign f_if.salmostenty = (count == 0)? 1 : 0;

//assertion

always_comb begin;

if (count == f_if.rst_n)DEPTH - 1);

if (count == 0)

assert_else if (f_if.empty == 1);

if (count == 0)

assert_else if (f_if.empty == 1);

if (count == 0)

assert_almostrull : assert (f_if.almostrull == 1);

if (count == 1)

assert_almostenpty : assert (f_if.almostenpty == 1);

end

end

else if (count == 0)

assert_almostenpty : assert (f_if.almostenpty == 1);

end

else if (count == 0)

assert_almostenpty : assert (f_if.almostenpty == 1);

end

else if (count == 0)

assert_almostenpty : assert (f_if.almostenpty == 1);

end

else if (count == 0)

assert_almostenpty : assert (f_if.almostenpty == 1);
```

```
property assert_wm_ack;

@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wm_en && count < f_if.FIFO_DEPTH) |=> (f_if.wm_ack); //##
endproperty

property assert_overflow;

@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full && f_if.wm_en) |=> (f_if.overflow);
endproperty

property assert_underflow;

@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.empty && f_if.rd_en) |=> (f_if.underflow);
endproperty

property assert_cnt_inc;

@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wm_en && !f_if.rd_en && !f_if.full) |=> (count == $past(count) + 1);
endproperty

property assert_cnt_dec;

@(posedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wm_en && !f_if.rd_en && !f_if.empty) |=> (count == $past(count) - 1);
endproperty

assert_om_ack_flag :assert property(assert_wm_ack);
assert_of_flag :assert property(assert_wm_ack);
assert_of_flag :assert property(assert_wm_ack);
assert_of_flag :assert property(assert_wm_ack);
assert_cnt_decrement :assert property(assert_mderflow);
cover_un_flag :cover_property(assert_mdec);

cover_un_flag :cover_property(assert_mdec);

cover_un_flag :cover_property(assert_mdec);

cover_un_flag :cover_property(assert_mdec);

cover_cnt_increment :cover_property(assert_cnt_inc);
cover_cnt_increment :cover_property(assert_cnt_inc);
cover_un_flag :cover_property(assert_cnt_inc);
cover_cnt_increment :cover_property(as
```

#### 4- the interface module

```
FIFO ) ® FIFO_F.sv >= 0 fifo_interface ) cmd underflow

interface fifo_interface(clk);

parameter FIFO_MIDIH = 16;

parameter FIFO_DEPIH = 8;

input clk;

logic [FIFO_MIDIH-1:8] data_in,data_out;

logic rst_n, wr_en, rd_en;

logic wr_ack, overflow;

logic full, empty, almostfull, almostempty, underflow;

modport TB (output rst_n, wr_en, rd_en, data_in,

input data_out, wr_ack,overflow , full, empty, almostfull, almostempty, underflow,clk);

modport DUT (output data_out, wr_ack,overflow , full, empty, almostfull, almostempty, underflow,

imput clk,rst_n, wr_en, rd_en,data_in);

modport MONITOR (input clk,data_in,data_out,wr_en,rd_en,wr_ack,overflow,full,empty,almostfull,almostempty,underflow,rst_n);

endinterface
```

#### 5- FIFO transaction package

```
PRO DeCape FIFO_TRANS - 10 PRO_TRAN > 1s PRO_transaction

package FIFO_TRANS

parameter FIFO_DEPTH = 8;

class FIFO_transaction;

rand bit (FIFO_NUTDH-1:0) data_in;

rand bit (FIFO_NUTDH-1:0) data_in;

rand bit (FIFO_NUTDH-1:0) data_out;

logic (FIFO_NUTDH-1:0) data_out;

logic (FIFO_NUTDH-1:0) data_out;

logic full, empty, almostfull, almostempty, underflow;

int NO_EM_OM_DIST;

function new (int rd_em_dist = 30 , int wm_em_dist = 70);

this_NO_EM_OM_DIST = wm_em_dist;

constraint rst_cnstrs {

rst_n dist (1:= 98 , 0 := 2 ); //u should make it enabled more than 1 to make it toggle more than one

constraint wm_emble {

wm_em_dist (1:= ND_EM_OM_DIST , 0 := 180-NR_EM_OM_DIST);

wm_em_dist (1:= ND_EM_OM_DIST , 0 := 180-NR_EM_OM_DIST);

rd_em_dist (1:= ND_EM_OM_DIST , 0 := 180-NR_EM_OM_DIST);
```

#### 6- Functional coverage package

```
l mackene func.phg;
class FIFO_TOWN:;
class FIFO_TOWN:;
class FIFO_TOWN:;
coverage;

FIFO_transaction E_cvg_tx = new();
coverage cy;

//////coverpoints for input sigs/////
w m_enabe_cvy; coverpoint E_cvg_tx.wm_en(
bins vm_en0 = {0};
bins vm_en0 = {0};
class prd_en0 = {0};
class prd_en0 = {0};
bins vm_en1 = {0};
class prd_en0 = {0};
class prd_en1 = {0};
class prd_en1 = {0};
class prd_en1 = {0};
bins vd_en0 = {0};
bins vd_en1 = {0};
bins vd_en1 = {0};
bins vm_en2 = {0};
bins coverlous = {0};
bins coverlous
```

```
underf_cop :coverpoint f_cog_tx.underflow(
bins underflow = (0);
bins underflow = (0);
bins underflow = (0);
bins underflow = (1);
cytion.weight = (1);
cytion.weight = (2)

cytion.weight = (2)

tins see_gate = binsof(w_genable_cop.ur_ent) && binsof (w_getk_cop.ur_gkt);
bins see_gate = binsof(w_genable_cop.ur_ent) && binsof (w_getk_cop.ur_gkt);
bins see_gate = binsof(w_genable_cop.ur_ent) && binsof (overf_cop.ur_gkt);
bins see_gate = binsof (w_genable_cop.ur_ent) && binsof (overf_cop.ureflowt);
bins see_gate = binsof (w_genable_cop.ur_ent) && binsof (overf_cop.underflowt);
bins see_gate = binsof (w_genable_cop.ur_ent) && binsof (overf_cop.underflowt);
bins see_gate = binsof (w_genable_cop.ur_ent) && binsof (underf_cop.underflowt);
cytion.cross_auto_bin_max = 0;

cross w_genable_cop,rd_enable_cop.ur_ent) && binsof (underf_cop.underflowt);
bins see_gate = binsof (w_genable_cop.ur_ent) && binsof (underf_cop.underflowt);
bins see_gate = binsof (w_genable_cop.ur_ent) && binsof (il_cop.ulll);
bins see_f = binsof (w_genable_cop.ur_ent) && binsof (il_cop.ullll);
bins see_f = binsof
```

```
cross wm_enable_cvp,rd_enable_cvp,rf_cvp {
    bins wrem.f = binsor (wm_enable_cvp.rd_eni) && binsof (f1_cvp.fulli);
    bins wrem.f = binsor (wm_enable_cvp.rd_eni) && binsof (f1_cvp.fulli);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp,rd_enable_cvp,rd_eni) && binsof (at_cvp.emptyl);
    bins wrem.f = binsor (wm_enable_cvp.rd_eni) && binsof (at_cvp.emptyl);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp,rd_enable_cvp.rd_eni) && binsof (at_cvp.emptyl);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp,rd_enable_cvp.rd_eni) && binsof (al_cvp.almostfulli);
    bins wrem.f = binsor (wm_enable_cvp.rd_eni) && binsof (al_f.cvp.almostfulli);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp,rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostfulli);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp,rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);
    bins wrem.f = binsor (wm_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp,rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);
    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);

    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);

    option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);

option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);

option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);

option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);

option.cross_auto_bin_max = 0;
}

cross wm_enable_cvp.rd_enable_cvp.rd_eni) && binsof (al_e.cvp.almostemptyl);

option.cross_auto_bin_max = 0;
}
```

#### 7- shared package

```
package sharedpkg;
bit test_finished;

int error_cntr = 0;

int correct_cntr = 0;

endpackage
```

#### 8- monitor package

#### 9- scoreboard package

```
a makeder scoreboard skg;
import sharedpkg::;

import sharedpkg::;

class FEFO_scoreboard;

FIFO_transaction fifo_tr_scrbd = new ();
parameter FIFO_MIDIN = 16;
parameter FIFO_MIDIN = 16;
parameter FIFO_MIDIN = 18;
int count;

bit (FIFO_MIDIN = 10) data_out_ref;
bit (FIFO_MIDIN = 10) data_out_ref;
bit (sell scrbd out_flaps;
bit (sell scrbd
```

```
join

if ([gold_model.rst.n)

count = 0;

lese begin

if ([gold_model.rr, en, gold_model.rd_en) == 2'bin) && !full_ref)

count = count = 0;

lese fed ([gold_model.rr, en, gold_model.rd_en) == 2'bin) && !empty_ref)

count = count = 0;

else if (([gold_model.rr, en, gold_model.rd_en) == 2'bin) && empty_ref)

count = count = 0;

else if (([gold_model.rr, en, gold_model.rd_en) == 2'bin) && empty_ref)

count = count = 0;

else if (([gold_model.rr, en, gold_model.rd_en) == 2'bin) && full_ref)

count = count = 0;

end

if (ifio_tr_scrhd_data_cf_overflow_ref_full_ref, empty_ref, almosttmpty_ref, underflow_ref);

scrhd_count_lags = (en_a_fef_overflow_ref_full_ref, empty_ref, count_ent_full_fio_tr_scrhd_ent_full_fio_tr_scrhd_ent_fio_tr_scrhd_ent_full_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr_scrhd_ent_fio_tr
```

## 10-Top module

```
FIFO > ① TOP.sv > ...

1     module TOP ();

2

3     bit clk;
4     initial
5     begin
6          clk =0;
7          forever begin
8          #10;
9          clk =~clk;
10          end
11     end
12

13     fifo_interface f_if(clk);
14     FIFO DUT (f_if);
15     FIFO_TB TB (f_if);
16     fifo_monitor mon(f_if);
17
18     endmodule
```

#### 11- Testbench module

```
import sharedpkg::*;
import FIFO_TRAN::*;

module FIFO_TB(fifo_interface.TB f_if);

FIFO_transaction f_tr_tb;

parameter mixedOps = 10000;

logic [FIFO_MIDTH-1:0] data_in,data_out;

logic wm_ack, overflow;

logic full, empty, almostfull, almostempty, underflow;

initial

begin

f_tr_tb -new();

//repeat(2) @(negedge f_if.clk);

f_if.rst_n = 0;

#ID;

for (int i=0; icmixedOps; i=i+1) begin

assert(f_tm_tb.randomize());

f_if.wne = f_tm_tb.rd_en;

f_if.f.wne = f_tm_tb.rd_en;

f_if.data_in = f_tm_tb.rd_en;

f_if.data_in = f_tm_tb.rd_en;

f_if.data_in = f_tm_tb.rd_en;

f_if.data_in = f_tm_tb.rd_en;

f_if.ndshed = 1;

end


endmodule
```

12- do run file (I only used this run file to generate the coverage reports but the simulations generated through the tool )

```
vlib work
vlog *v +cover -covercells
vsim -voptargs=+acc work.TOP -cover
add wave *
coverage save TOP.ucdb -onexit
run -all
```

#### 13- snippets from the waveform and transcript and the coverage reports

The waveform shows that the ref signals are having the same response of the design signals



```
time 195273 Succedded comarison with data = 53077 50050 64582 47646
 time 195293 Succedded comarison with data = 53077 50050 64582 47646
# time 195313 Succedded comarison with data = 50050 64582 47646 3702
       195333 Succedded comarison with data = 64582 47646 3702 39906
  time 195353 Succedded comarison with data = 64582 47646 3702 39906
# time 195373 Succedded comarison with data = 64582 47646 3702 39906
# time 195393 Succedded comarison with data = 64582 47646 3702 39906 10841
# time 195413 Succedded comarison with data = 64582 47646 3702 39906 10841
# time 195433 Succedded comarison with data = 47646 3702 39906 10841
# time 195453 Succedded comarison with data = 47646 3702 39906 10841 61147
# time 195473 Succedded comarison with data = 3702 39906 10841 61147 48397
# time 195493 Succedded comarison with data = 3702 39906 10841 61147 48397 34105
# time 195513 Succedded comarison with data = 39906 10841 61147 48397 34105 25132
 time 195533 Succedded comarison with data = 39906 10841 61147 48397 34105 25132 14383
# time 195553 Succedded comarison with data = 39906 10841 61147 48397 34105 25132 14383
# time 195573 Succedded comarison with data = 39906 10841 61147 48397 34105 25132 14383 24285
  time 195593 Succedded comarison with data = 39906 10841 61147 48397 34105 25132 14383 24285
# time 195613 Succedded comarison with data = 39906 10841 61147 48397 34105 25132 14383 24285
# time 195633 Succedded comarison with data = 10841 61147 48397 34105 25132 14383 24285
       195653 Succedded comarison with data = 61147 48397 34105 25132 14383 24285
# time 195673 Succeeded comarison with data = 48397 34105 25132 14383 24285 60702
# time 195693 Succeeded comarison with data = 34105 25132 14383 24285 60702 21951
  time 195713 Succedded comarison with data = 25132 14383 24285 60702 21951 18190
# time 195733 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192
# time 195753 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192 43772
  time 195773 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192 43772
# time 195793 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192 43772
# time 195813 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192 43772
  time 195833 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192 43772
# time 195853 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192 43772
# time 195873 Succedded comarison with data = 25132 14383 24285 60702 21951 18190 36192 43772
# time 195893 Succedded comarison with data = 14383 24285 60702 21951 18190 36192 43772
# time 195913 Succedded comarison with data = 14383 24285 60702 21951 18190 36192 43772 2036
# time 195933 Succedded comarison with data = 14383 24285 60702 21951 18190 36192 43772 2036
# time 195953 Succedded comarison with data = 14383 24285 60702 21951 18190 36192 43772 2036
# time 195973 Succedded comarison with data = 24285 60702 21951 18190 36192 43772 2036
# time 195993 Succedded comarison with data = 24285 60702 21951 18190 36192 43772 2036
# time 196013 Succedded comarison with data = 24285 60702 21951 18190 36192 43772 2036 29721
# time 196033 Succedded comarison with data = 60702 21951 18190 36192 43772 2036 29721
# time 196053 Succedded comarison with data = 21951 18190 36192 43772 2036 29721 6755
# time 196073 Succedded comarison with data = 21951 18190 36192 43772 2036 29721 6755
 time 196093 Succedded comarison with data = 21951 18190 36192 43772 2036 29721 6755 7062
# time 196113 Succedded comarison with data = 21951 18190 36192 43772 2036 29721 6755 7062
# time 196133 Succedded comarison with data = 18190 36192 43772 2036 29721 6755 7062
  time 196153 Succedded comarison with data = 36192 43772 2036 29721 6755 7062
# time 196173 Succeeded comarison with data = 36192 43772 2036 29721 6755 7062
# time 196193 Succedded comarison with data = 36192 43772 2036 29721 6755 7062 3910
  time 196213 Succedded comarison with data = 36192 43772 2036 29721 6755 7062 3910
# time 196233 Succedded comarison with data = 36192 43772 2036 29721 6755 7062 3910
```

```
# time 199053 Succedded comarison with data = 37487 11745 7613 53224 53549 54062 46558
 time 199073 Succedded comarison with data = 37487\ 11745\ 7613\ 53224\ 53549\ 54062\ 46558\ 37478
 time 199093 Succedded comarison with data = 11745 7613 53224 53549 54062 46558 37478
 time 199113 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413
 time 199133 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413
 time 199153 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
 time 199173 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
 time 199193 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
 time 199213 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
 time 199233 Succedded comarison with data = 53224 53549 54062 46558 37478 41413 15617
 time 199253 Succedded comarison with data = 53549 54062 46558 37478 41413 15617 20724
 time 199273 Succedded comarison with data = 54062 46558 37478 41413 15617 20724
 time 199293 Succedded comarison with data = 46558 37478 41413 15617 20724 36425
 time 199313 Succedded comarison with data = 46558 37478 41413 15617 20724 36425
 time 199333 Succedded comarison with data = 46558 37478 41413 15617 20724 36425 40898
 time 199353 Succedded comarison with data = 37478 41413 15617 20724 36425 40898
 time 199373 Succedded comarison with data = 41413 15617 20724 36425 40898 27097
 time 199393 Succedded comarison with data =
 time 199413 Succedded comarison with data = 28280
 time 199433 Succedded comarison with data = 30072
 time 199453 Succedded comarison with data = 30072 337
 time 199473 Succedded comarison with data = 337 46918
 time 199493 Succedded comarison with data = 337 46918
 time 199513 Succedded comarison with data = 337 46918 4213
 time 199533 Succedded comarison with data = 46918 4213 22658
 time 199553 Succedded comarison with data = 46918 4213 22658 52733
 time 199573 Succedded comarison with data = 46918 4213 22658 52733 15563
 time 199593 Succedded comarison with data = 46918 4213 22658 52733 15563 25004
 time 199613 Succedded comarison with data = 4213 22658 52733 15563 25004
 time 199633 Succedded comarison with data = 4213 22658 52733 15563 25004 51464
 time 199653 Succeeded comarison with data = 4213 22658 52733 15563 25004 51464 42349
 time 199673 Succedded comarison with data = 22658527331556325004514644234919947
 time 199693 Succedded comarison with data = 22658 52733 15563 25004 51464 42349 19947
 time 199713 Succedded comarison with data = 22658\ 52733\ 15563\ 25004\ 51464\ 42349\ 19947\ 27151
 time 199733 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151
 time 199753 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151 13549
 time 199773 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151 13549
 time 199793 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151 13549
 time 199813 Succedded comarison with data = 15563 25004 51464 42349 19947 27151 13549
 time 199833 Succedded comarison with data = 15563 25004 51464 42349 19947 27151 13549
 time 199853 Succedded comarison with data = 25004514644234919947271511354949394
 time 199873 Succedded comarison with data = 25004 51464 42349 19947 27151 13549 49394 24704
 time 199893 Succedded comarison with data = 25004 51464 42349 19947 27151 13549 49394 24704
 time 199913 Succedded comarison with data = 25004\ 51464\ 42349\ 19947\ 27151\ 13549\ 49394\ 24704
 time 199933 Succedded comarison with data = 25004\ 51464\ 42349\ 19947\ 27151\ 13549\ 49394\ 24704
 time 199953 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704
 time 199973 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704 1417
 time 199993 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704 1417
 time 200013 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704 1417
 Test finished at time 200013
```