

Synchronous FIFO

Verification of synchronous FIFO using SVA

1- verification plan

	A	B	C	D	E
	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
1	FIFO_1	When the reset is asserted, the output data value and the sequential flags should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	A checker in the testbench to make sure the output is correct
2	FIFO_2	Alternate between read and write operations randomly by looping and randomizing the inputs for 10000 which guarantees that all conditions of the output signals would happens and compare the values with the reference values and check them	Randomization under constraints on the wr_en which makes it high through more than 70 % of the time and also on rd_en which makes it low for 70% of the time	Cover all values of the ouput falgs and cover the cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and read enable took place in all state of the FIFO.	A checker in the testbench to make sure the output is correct
3					

2- bugs were in design

bugs fixed in FIFO project

1- in first always block

- add wr_ack and overflow signals to rst

2- in second always block

- add data_out to rst

3- in third always block

- adding the priority conditions in counter logic

4- in the combinational output flags conditions

- adjusting the conditions of the flags (almost_full)

3- design fixing the bugs and the assertions

```
//
//////////////////////////////////////////////////////////////////
module FIFO(fifo_interface.DUT f_if);

localparam max_fifo_addr = $clog2(f_if.FIFO_DEPTH);
reg [f_if.FIFO_WIDTH-1:0] mem [f_if.FIFO_DEPTH-1:0];

reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count; //it has the same bits as the depth so we can equl them

//always block for write process and overflow calculations
always @(posedge f_if.clk or negedge f_if.rst_n) begin
    if (!f_if.rst_n) begin
        wr_ptr <= 0;
        f_if.wr_ack <= 0 ;
        f_if.overflow <= 0 ;
    end
    else if (f_if.wr_en && count < f_if.FIFO_DEPTH) begin //when fifo is full and wr_en and rd_en are high the read process takes place due to this if condition
        mem[wr_ptr] <= f_if.data_in;
        f_if.wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
    end
    else begin
        f_if.wr_ack <= 0;
        if (f_if.full && f_if.wr_en)
            f_if.overflow <= 1;
        else
            f_if.overflow <= 0;
    end
end
//always block for read process and underflow flag
always @(posedge f_if.clk or negedge f_if.rst_n) begin
    if (!f_if.rst_n) begin
        rd_ptr <= 0;
        f_if.data_out <= 0 ;
        f_if.underflow <= 0 ;
    end
    else if (f_if.rd_en && count != 0) begin //when fifo is empty and wr_en and rd_en are high the write process takes place due to this if condition
        f_if.data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
    end
end
```

```
54
55 // always block for evaluating the counter
56 always @(posedge f_if.clk or negedge f_if.rst_n) begin
57     if (!f_if.rst_n) begin
58         count <= 0;
59     end
60     else begin
61         if ((f_if.wr_en, f_if.rd_en) == 2'b10) && !f_if.full)
62             count <= count + 1;
63         else if ((f_if.wr_en, f_if.rd_en) == 2'b01) && !f_if.empty)
64             count <= count - 1;
65         else if ((f_if.wr_en, f_if.rd_en) == 2'b11) && f_if.empty)
66             count <= count + 1;
67         else if ((f_if.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
68             count <= count - 1;
69     end
70 end
71
72 assign f_if.full = (count == f_if.FIFO_DEPTH)? 1 : 0;
73 assign f_if.empty = (count == 0)? 1 : 0;
74 assign f_if.almostfull = (count == f_if.FIFO_DEPTH-1)? 1 : 0;
75 assign f_if.almostempty = (count == 1)? 1 : 0;
76
77 //assertion
78
79 always_comb begin ;
80     if(count == f_if.FIFO_DEPTH)
81         assert_full : assert (f_if.full==1);
82
83     if (count == 0)
84         assert_empty : assert (f_if.empty == 1) ;
85
86     if (count == f_if.FIFO_DEPTH-1)
87         assert_almostfull : assert (f_if.almostfull ==1) ;
88
89     if (count == 1)
90         assert_almostempty : assert (f_if.almostempty == 1) ;
91 end
92
```

```

92
93     property assert_wr_ack;
94     @(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && count < f_if.FIFO_DEPTH) |>=> (f_if.wr_ack) ; ///
95     endproperty
96
97     property assert_overflow ;
98     @(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full && f_if.wr_en) |>=> (f_if.overflow) ;
99     endproperty
100
101     property assert_underflow ;
102     @(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.empty && f_if.rd_en) |>=> (f_if.underflow) ;
103     endproperty
104
105     property assert_cnt_inc ;
106     @(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && !f_if.rd_en && !f_if.full) |>=> (count == $past(count) + 1) ;
107     endproperty
108
109     property assert_cnt_dec ;
110     @(posedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en && f_if.rd_en && !f_if.empty) |>=> (count == $past(count) - 1) ;
111     endproperty
112
113     assert_wr_ack_flag :assert property(assert_wr_ack);
114     assert_of_flag :assert property(assert_overflow);
115     assert_un_flag :assert property(assert_underflow);
116     assert_cnt_increment :assert property(assert_cnt_inc);
117     assert_cnt_decrement :assert property(assert_cnt_dec);
118
119     cover_wr_ack_flag :cover property(assert_wr_ack);
120     cover_of_flag :cover property(assert_overflow);
121     cover_un_flag :cover property(assert_underflow);
122     cover_cnt_increment :cover property(assert_cnt_inc);
123     cover_cnt_decrement :cover property(assert_cnt_dec);
124
125
126
127     endmodule

```

4- the interface module

```

FIFO > FIFO_IF.sv > *o fifo_interface > u underflow
1  interface fifo_interface(clk);
2  parameter FIFO_WIDTH = 16;
3  parameter FIFO_DEPTH = 8;
4  input clk ;
5
6  logic [FIFO_WIDTH-1:0] data_in,data_out;
7  logic rst_n, wr_en, rd_en;
8  logic wr_ack, overflow;
9  logic full, empty, almostfull, almostempty, underflow;
10
11
12  modport TB (output rst_n, wr_en, rd_en,data_in,
13  | | | input data_out, wr_ack,overflow , full, empty, almostfull, almostempty, underflow,clk);
14
15
16  modport DUT (output data_out, wr_ack,overflow , full, empty, almostfull, almostempty, underflow,
17  | | | input clk,rst_n, wr_en, rd_en,data_in) ;
18
19
20  modport MONITOR (input clk,data_in,data_out,wr_en,rd_en,wr_ack,overflow,full,empty,almostfull,almostempty,underflow,rst_n) ;
21
22
23  endinterface

```

5- FIFO transaction package

```
FIFO > FIFO_TRAN.SV > {} FIFO_TRAN > $FIFO_transaction
1 package FIFO_TRAN;
2
3 parameter FIFO_WIDTH = 16;
4 parameter FIFO_DEPTH = 8;
5
6 class FIFO_transaction ;
7
8 rand bit [FIFO_WIDTH-1:0] data_in;
9 rand bit rst_n, wr_en, rd_en;
10 logic [FIFO_WIDTH-1:0] data_out ;
11 logic wr_ack, overflow;
12 logic full, empty, almostfull, almostempty, underflow;
13
14 int RD_EN_ON_DIST ;
15 int WR_EN_ON_DIST ;
16
17 function new (int rd_en_dist = 30 , int wr_en_dist =70);
18
19     this.RD_EN_ON_DIST = rd_en_dist ;
20     this.WR_EN_ON_DIST = wr_en_dist ;
21
22 endfunction
23
24 constraint rst_cnstrs {
25     rst_n dist (1:= 98 , 0 :=2 ); //u should make it enabled more than 1 to make it toggle more than one
26 }
27
28 constraint wr_enable {
29     wr_en dist (1:= WR_EN_ON_DIST , 0 := 100-WR_EN_ON_DIST);
30 }
31
32 constraint rd_enable {
33     rd_en dist (1:= RD_EN_ON_DIST , 0 := 100-RD_EN_ON_DIST);
34 }
35
36 endclass
37
38 endpackage
```

6- Functional coverage package

```
1 package func_pkg ;
2 import FIFO_TRAN::*;
3 class FIFO_coverage ;
4
5 FIFO_transaction F_cvg_tx = new();
6 covergroup cg ;
7     /////coverpoints for input sigs/////
8     wr_enable_cvp : coverpoint F_cvg_tx.wr_en{
9         bins wr_en0 =0;
10        bins wr_en1 =1;
11        option.weight =0 ;}
12     rd_enable_cvp : coverpoint F_cvg_tx.rd_en{
13         bins rd_en0 =0;
14        bins rd_en1 =1;
15        option.weight =0 ;}
16
17     /////coverpoints for output sigs/////
18     wr_ack_cvp :coverpoint F_cvg_tx.wr_ack{
19         bins wr_ack0 =0;
20        bins wr_ack1 =1;
21        option.weight =0 ;}
22
23     overf_cvp :coverpoint F_cvg_tx.overflow{
24         bins overflow0 =(0);
25        bins overflow1 =(1);
26        option.weight =0 ;}
27
28     fl_cvp :coverpoint F_cvg_tx.full{
29         bins full0 =(0);
30        bins full1 =(1);
31        option.weight =0 ;}
32
33     mt_cvp :coverpoint F_cvg_tx.empty{
34         bins empty0 =(0);
35        bins empty1 =(1);
36        option.weight =0 ;}
37
38     al_f_cvp :coverpoint F_cvg_tx.almostfull{
39         bins almostfull0 =(0);
40        bins almostfull1 =(1);
41        option.weight =0 ;}
42
43     al_e_cvp :coverpoint F_cvg_tx.almostempty{
44         bins almostempty0 =(0);
45        bins almostempty1 =(1);
46        option.weight =0 ;}
47
```

```

47   underf_cvp : coverpoint F_cvg.tx.underflow{
48       bins underflow0 = 0;
49       bins underflow1 = 1;
50       option.weight = 0;
51   }
52
53   cross wr_enable_cvp,rd_enable_cvp,wr_ack_cvp {
54       bins wr_en_ack = binsof(wr_enable_cvp.wr_en1) && binsof (wr_ack_cvp.wr_ack1) ;
55       bins rden_ack = binsof(wr_enable_cvp.wr_en1) && binsof (wr_ack_cvp.wr_ack1) && binsof (rd_enable_cvp.rd_en1) ; //must add wr_en because wr_ack wont be 1 unless wr_en is 1
56       option.cross_auto_bin_max = 0 ;
57   }
58
59   cross wr_enable_cvp,rd_enable_cvp,overf_cvp {
60       bins wr_en_of = binsof (wr_enable_cvp.wr_en1) && binsof (overf_cvp.overflow1) ;
61       bins rden_of = binsof (rd_enable_cvp.rd_en1) && binsof (overf_cvp.overflow1) ; //should not happen ???
62       option.cross_auto_bin_max = 0 ;
63   }
64
65   cross wr_enable_cvp,rd_enable_cvp,underf_cvp {
66       bins wr_en_uf = binsof (wr_enable_cvp.wr_en1) && binsof (underf_cvp.underflow1) ;
67       bins rden_uf = binsof (rd_enable_cvp.rd_en1) && binsof (underf_cvp.underflow1) ;
68       option.cross_auto_bin_max = 0 ;
69   }
70
71
72   cross wr_enable_cvp,rd_enable_cvp,fl_cvp {
73       bins wr_en_f = binsof (wr_enable_cvp.wr_en1) && binsof (fl_cvp.full1) ;
74       bins rden_f = binsof (rd_enable_cvp.rd_en1) && binsof (fl_cvp.full1) ;
75       option.cross_auto_bin_max = 0 ;
76   }
77
78   cross wr_enable_cvp,rd_enable_cvp,mt_cvp {
79       bins wr_en_f = binsof (wr_enable_cvp.wr_en1) && binsof (mt_cvp.empty1) ;
80       bins rden_f = binsof (rd_enable_cvp.rd_en1) && binsof (mt_cvp.empty1) ;
81       option.cross_auto_bin_max = 0 ;
82   }
83
84   cross wr_enable_cvp,rd_enable_cvp,al_f_cvp {
85       bins wr_en_f = binsof (wr_enable_cvp.wr_en1) && binsof (al_f_cvp.almostfull1) ;
86       bins rden_f = binsof (rd_enable_cvp.rd_en1) && binsof (al_f_cvp.almostfull1) ;
87       option.cross_auto_bin_max = 0 ;
88   }
89

```

```

74
75
76   cross wr_enable_cvp,rd_enable_cvp,fl_cvp {
77       bins wr_en_f = binsof (wr_enable_cvp.wr_en1) && binsof (fl_cvp.full1) ;
78       bins rden_f = binsof (rd_enable_cvp.rd_en1) && binsof (fl_cvp.full1) ;
79       option.cross_auto_bin_max = 0 ;
80   }
81
82   cross wr_enable_cvp,rd_enable_cvp,mt_cvp {
83       bins wr_en_f = binsof (wr_enable_cvp.wr_en1) && binsof (mt_cvp.empty1) ;
84       bins rden_f = binsof (rd_enable_cvp.rd_en1) && binsof (mt_cvp.empty1) ;
85       option.cross_auto_bin_max = 0 ;
86   }
87
88   cross wr_enable_cvp,rd_enable_cvp,al_f_cvp {
89       bins wr_en_f = binsof (wr_enable_cvp.wr_en1) && binsof (al_f_cvp.almostfull1) ;
90       bins rden_f = binsof (rd_enable_cvp.rd_en1) && binsof (al_f_cvp.almostfull1) ;
91       option.cross_auto_bin_max = 0 ;
92   }
93
94   cross wr_enable_cvp,rd_enable_cvp,al_e_cvp {
95       bins wr_en_f = binsof (wr_enable_cvp.wr_en1) && binsof (al_e_cvp.almostempty1) ;
96       bins rden_f = binsof (rd_enable_cvp.rd_en1) && binsof (al_e_cvp.almostempty1) ;
97       option.cross_auto_bin_max = 0 ;
98   }
99
100   endgroup
101
102   function new () ;
103       cg = new ();
104   endfunction
105
106   function void sample_data( FIFO_transaction F_txn); //input is the default
107       F_cvg.tx = F_txn ;
108       cg.sample();
109   endfunction
110
111   endclass
112
113   endpackage

```

7- shared package

```
1 package sharedpkg ;
2 bit test_finished ;
3
4 int error_cntr = 0 ;
5 int correct_cntr = 0;
6
7 endpackage
```

8- monitor package

```
FIFO > fifo_monitor.sv > fifo_monitor
1 import scoreboard_pkg::*;
2 import FIFO_TRAN::*;
3 import func_pkg::*;
4 import sharedpkg::*;
5
6 module fifo_monitor (fifo_interface.MONITOR f_if);
7 FIFO_transaction f_tr ;
8 FIFO_scoreboard f_sb ;
9 FIFO_coverage f_cg ;
10
11 initial
12 begin
13 f_tr =new();
14 f_sb =new();
15 f_cg =new();
16
17 forever
18 begin
19 @(negedge f_if.clk);
20 f_tr.data_in = f_if.data_in;
21 f_tr.data_out = f_if.data_out;
22 f_tr.wr_en = f_if.wr_en;
23 f_tr.rd_en = f_if.rd_en;
24 f_tr.wr_ack = f_if.wr_ack;
25 f_tr.overflow = f_if.overflow;
26 f_tr.full = f_if.full;
27 f_tr.empty = f_if.empty;
28 f_tr.almostfull = f_if.almostfull;
29 f_tr.almostempty = f_if.almostempty;
30 f_tr.underflow = f_if.underflow;
31 f_tr.rst_n = f_if.rst_n;
32
33 fork
34 begin
35 f_cg.sample_data(f_tr) ;
36 end
37
38 begin
39 @(posedge f_if.clk) ;
40 #3;
41 f_sb.check_data(f_tr);
42 end
43 join
44
45 if (test_finished) begin
46 $display("Test finished at time %0t", $time);
47 $display("Summary: %0d correct comparisons, %0d errors.", correct_cntr, error_cntr);
48 $stop ;
49 end
50 end
51
52 end
53
54
55
56 endmodule
```

9- scoreboard package

```
1 package scoreboard_pkg ;
2 import FIFO_TRANSACTION;
3 import sharedpkg;
4
5 class FIFO_scoreboard ;
6
7   FIFO_transaction fifo_tr_scrbrd = new ();
8   parameter FIFO_WIDTH = 16 ;
9   parameter FIFO_DEPTH = 8 ;
10  int count ;
11
12  bit [FIFO_WIDTH-1:0] data_out_ref ;
13  bit wr_ack_ref, overflow_ref;
14  bit full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
15
16  bit [6:0] scrbrd_out_flags ;
17  bit [6:0] dut_out_flags ;
18  bit [FIFO_WIDTH-1:0] data_q[$] ;
19
20
21  function comb_flags_calc ;
22  full_ref = ( count == FIFO_DEPTH ) ? 1 : 0;
23  empty_ref = ( count == 0 ) ? 1 : 0;
24  almostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
25  almostempty_ref = (count == 1) ? 1 : 0;
26  endfunction
27
28  function reference_model ( FIFO_transaction gold_model) ;
29
30  fork
31  begin
32
33  if(!gold_model.rst_n) begin
34  wr_ack_ref =0 ;
35  overflow_ref =0;
36  data_q.delete();
37  full_ref = 0 ;
38  almostfull_ref = 0 ;
39  end
40  else if (gold_model.wr_en && count<FIFO_DEPTH )
41  begin
42  data_q.push_back(gold_model.data_in);
43  wr_ack_ref =1;
44  end
45
46  else begin
47  wr_ack_ref = 0 ;
48  if (full_ref && gold_model.wr_en)
49  overflow_ref = 1;
50  else
51  overflow_ref = 0;
52  end
53
54  begin
55  if(!gold_model.rst_n) begin
56  data_out_ref = 0;
57  underflow_ref =0;
58  empty_ref = 0 ;
59  almostempty_ref = 0 ;
60  end
61  else if (gold_model.rd_en && count != 0)
62  data_out_ref = data_q.pop_front();
63  else begin
64  if (empty_ref && gold_model.rd_en)
65  underflow_ref = 1 ;
66  else
67  underflow_ref = 0 ;
68  end
69  end
70
71  join
72  if(!gold_model.rst_n)
73  count = 0 ;
74  else begin
75  if ( ({gold_model.wr_en, gold_model.rd_en} == 2'b10) && !full_ref)
76  count = count + 1;
77  else if ( ({gold_model.wr_en, gold_model.rd_en} == 2'b01) && !empty_ref)
78  count = count - 1;
79  else if (((gold_model.wr_en, gold_model.rd_en) == 2'b11) && empty_ref)
80  count = count + 1;
81  else if (((gold_model.wr_en, gold_model.rd_en) == 2'b11) && full_ref)
82  count = count - 1;
83  end
84  comb_flags_calc();
85  endfunction
86
```

```

78
79 join
80 if(!gold_model.rst_n)
81   count = 0 ;
82 else begin
83   if ( ((gold_model.wr_en, gold_model.rd_en) == 2'b10) && !full_ref)
84     count = count + 1;
85   else if ( ((gold_model.wr_en, gold_model.rd_en) == 2'b01) && !empty_ref)
86     count = count - 1;
87   else if ( ((gold_model.wr_en, gold_model.rd_en) == 2'b11) && empty_ref)
88     count = count + 1;
89   else if ( ((gold_model.wr_en, gold_model.rd_en) == 2'b11) && full_ref)
90     count = count - 1;
91   end
92   comb_flags_calc();
93 endfunction
94
95 function check_data ( FIFO.transaction fifo_tr_scrbrd );
96 reference_model(fifo_tr_scrbrd);
97 scrbrd_out_flags = {wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref} ;
98 dut_out_flags = {fifo_tr_scrbrd.wr_ack, fifo_tr_scrbrd.overflow, fifo_tr_scrbrd.full, fifo_tr_scrbrd.empty, fifo_tr_scrbrd.almostfull, fifo_tr_scrbrd.almostempty, fifo_tr_scrbrd.underflow} ;
99
100 if (fifo_tr_scrbrd.data_out != data_out_ref) begin
101   $display ("time %0t the output of the design and golden model are not equal", $time);
102   error_cntr++;
103 end
104 if (dut_out_flags != scrbrd_out_flags) begin
105   $display ("time %0t the output flags of the design and golden model are not equal", $time);
106   error_cntr++;
107 end
108 if (fifo_tr_scrbrd.data_out == data_out_ref && dut_out_flags == scrbrd_out_flags ) begin
109   $display ("time %0t Succeeded comarison with data = %0p", $time, data_q);
110   correct_cntr++;
111 end
112 endfunction
113 endclass
114 endpackage

```

10- Top module

```

FIFO > TOP.sv > ...
1  module TOP ();
2
3  bit clk ;
4  initial
5  begin
6      clk = 0 ;
7      forever begin
8          #10 ;
9          clk = ~clk ;
10     end
11 end
12
13 fifo_interface f_if(clk);
14 FIFO DUT (f_if);
15 FIFO_TB TB (f_if);
16 fifo_monitor mon(f_if) ;
17
18 endmodule

```



11- Testbench module

```
1  import sharedpkg::*;
2  import FIFO_TRAN::*;
3  module FIFO_TB(fifo_interface.TB f_if) ;
4
5      FIFO_transaction f_tr_tb ;
6
7      parameter mixedOps = 10000 ;
8
9
10     logic [FIFO_WIDTH-1:0] data_in,data_out;
11
12     logic wr_ack, overflow;
13     logic full, empty, almostfull, almostempty, underflow;
14     initial
15     begin
16         f_tr_tb =new();
17         //repeat(2) @(negedge f_if.clk);
18         f_if.rst_n = 0 ;
19         #10;
20         f_if.rst_n =1 ;
21
22         for (int i=0; i<mixedOps; i=i+1) begin
23             assert(f_tr_tb.randomize());
24             f_if.rst_n = f_tr_tb.rst_n ;
25             f_if.wr_en = f_tr_tb.wr_en ;
26             f_if.rd_en = f_tr_tb.rd_en ;
27             f_if.data_in = f_tr_tb.data_in ;
28             @(negedge f_if.clk);
29         end
30         test_finished = 1;
31     end
32
33 endmodule
```

12- do run file (I only used this run file to generate the coverage reports but the simulations generated through the tool)

```
vlib work
vlog *v +cover -covercells
vsim -voptargs=+acc work.TOP -cover
add wave *
coverage save TOP.ucdb -onexit
run -all
```

The waveform shows that the ref signals are having the same response of the design signals



[illegible]

```

# time 199053 Succedded comarison with data = 37487 11745 7613 53224 53549 54062 46558
# time 199073 Succedded comarison with data = 37487 11745 7613 53224 53549 54062 46558 37478
# time 199093 Succedded comarison with data = 11745 7613 53224 53549 54062 46558 37478
# time 199113 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413
# time 199133 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413
# time 199153 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
# time 199173 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
# time 199193 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
# time 199213 Succedded comarison with data = 7613 53224 53549 54062 46558 37478 41413 15617
# time 199233 Succedded comarison with data = 53224 53549 54062 46558 37478 41413 15617
# time 199253 Succedded comarison with data = 53549 54062 46558 37478 41413 15617 20724
# time 199273 Succedded comarison with data = 54062 46558 37478 41413 15617 20724
# time 199293 Succedded comarison with data = 46558 37478 41413 15617 20724 36425
# time 199313 Succedded comarison with data = 46558 37478 41413 15617 20724 36425
# time 199333 Succedded comarison with data = 46558 37478 41413 15617 20724 36425 40898
# time 199353 Succedded comarison with data = 37478 41413 15617 20724 36425 40898
# time 199373 Succedded comarison with data = 41413 15617 20724 36425 40898 27097
# time 199393 Succedded comarison with data =
# time 199413 Succedded comarison with data = 28280
# time 199433 Succedded comarison with data = 30072
# time 199453 Succedded comarison with data = 30072 337
# time 199473 Succedded comarison with data = 337 46918
# time 199493 Succedded comarison with data = 337 46918
# time 199513 Succedded comarison with data = 337 46918 4213
# time 199533 Succedded comarison with data = 46918 4213 22658
# time 199553 Succedded comarison with data = 46918 4213 22658 52733
# time 199573 Succedded comarison with data = 46918 4213 22658 52733 15563
# time 199593 Succedded comarison with data = 46918 4213 22658 52733 15563 25004
# time 199613 Succedded comarison with data = 4213 22658 52733 15563 25004
# time 199633 Succedded comarison with data = 4213 22658 52733 15563 25004 51464
# time 199653 Succedded comarison with data = 4213 22658 52733 15563 25004 51464 42349
# time 199673 Succedded comarison with data = 22658 52733 15563 25004 51464 42349 19947
# time 199693 Succedded comarison with data = 22658 52733 15563 25004 51464 42349 19947
# time 199713 Succedded comarison with data = 22658 52733 15563 25004 51464 42349 19947 27151
# time 199733 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151
# time 199753 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151 13549
# time 199773 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151 13549
# time 199793 Succedded comarison with data = 52733 15563 25004 51464 42349 19947 27151 13549
# time 199813 Succedded comarison with data = 15563 25004 51464 42349 19947 27151 13549
# time 199833 Succedded comarison with data = 15563 25004 51464 42349 19947 27151 13549
# time 199853 Succedded comarison with data = 25004 51464 42349 19947 27151 13549 49394
# time 199873 Succedded comarison with data = 25004 51464 42349 19947 27151 13549 49394 24704
# time 199893 Succedded comarison with data = 25004 51464 42349 19947 27151 13549 49394 24704
# time 199913 Succedded comarison with data = 25004 51464 42349 19947 27151 13549 49394 24704
# time 199933 Succedded comarison with data = 25004 51464 42349 19947 27151 13549 49394 24704
# time 199953 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704
# time 199973 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704 1417
# time 199993 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704 1417
# time 200013 Succedded comarison with data = 51464 42349 19947 27151 13549 49394 24704 1417
# Test finished at time 200013

```

```

FIFO.sv(117)                                0      1
Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses      Coverage
-----
  Branches              33        33          0      100.00%

=====Branch Details=====

Branch Coverage for instance /TOP/DUT

  Line      Item      Count      Source
-----
File FIFO.sv
-----IF Branch-----

```

```

Condition Coverage:
  Enabled Coverage      Bins   Covered   Misses   Coverage
  -----
  Conditions            28      28        0    100.00%

=====Condition Details=====

Condition Coverage for instance /TOP/DUT --

  File FIFO.sv
  -----Focused Condition View-----
  Line      23 Item      1 (f_if.wr_en && (count < f_if.FIFO_DEPTH))
  Condition totals: 2 of 2 input terms covered = 100.00%

```

```

Directive Coverage:
  Directives            5       5       0    100.00%

DIRECTIVE COVERAGE:
-----
Name                               Design Design  Lang File(Line)   Hits Status
                               Unit   UnitType
-----
/TOP/DUT/cover_wr_ack_flag         FIFO   Verilog  SVA  FIFO.sv(119)    4014 Covered
/TOP/DUT/cover_of_flag            FIFO   Verilog  SVA  FIFO.sv(120)    2833 Covered
/TOP/DUT/cover_un_flag            FIFO   Verilog  SVA  FIFO.sv(121)      90 Covered
/TOP/DUT/cover_cnt_increment      FIFO   Verilog  SVA  FIFO.sv(122)    2801 Covered
/TOP/DUT/cover_cnt_decrement      FIFO   Verilog  SVA  FIFO.sv(123)     815 Covered
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses   Coverage
  -----
  Statements            29      29       0    100.00%

=====Statement Details=====

```

```

Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses   Coverage
  -----
  Toggles              20      20       0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /TOP/DUT --

                               Node      1H->0L      0L->1H  "Coverage"
                               -----
count[3-0]                    1          1    100.00
rd_ptr[2-0]                    1          1    100.00
wr_ptr[2-0]                    1          1    100.00

```