

Synchronous FIFO Verification

Block diagram and signal description



Port	Direction	Function		
data_in		Write Data: The input data bus used when writing the FIFO.		
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO		
rd_en	Input	Read Enable: If the FIFO is not empty, asserting this signal causes data (on data out) to be read from the FIFO		
clk		Clock signal		
rst_n		Active low asynchronous reset		
data_out		Read Data: The sequential output data bus used when reading from the FIFO.		
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.		
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.		
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.		
almostempty	Output	Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.		
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.		
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.		
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.		

Overview of the project



1. DUT (Device Under Test):

- The FIFO module defines the FIFO functionality.
- It has parameters for FIFO width (FIFO_WIDTH) and depth (FIFO_DEPTH).
- It uses internal registers (mem) to store data.
- It has separate wr_ptr (write pointer) and rd_ptr (read pointer) to track data location.
- Two always_comb blocks handle write and read operations, updating pointers and flags (wr_ack, overflow, underflow, full, empty, almostfull, almostempty).

2. SVA Assertions (SVA.sv):

- This module contains assertions to verify the DUT's behavior.
- It checks the flags (full, empty, almostfull, almostempty) based on the internal counter (count).
- It uses properties to verify write acknowledgement (wr_ack), overflow (overflow), underflow (underflow), counter increment (assert_cnt_inc), and decrement (assert_cnt_dec).
- It uses covergroups to record coverage for these assertions.

3. Top Level (TOP.sv):

- This module instantiates the FIFO DUT and the SVA assertion module.
- It creates a clock signal and binds the DUT interface (f_if) to the SVA assertions.
- It runs a test named "fifo_test" defined in the fifo_test_pkg package.

4. Test Sequence Package (fifo_test_pkg.sv):

- This package defines classes for the test sequence and environment.
- The fifo_test class inherits from uvm_test.
- It creates objects for environment (env_test), configuration (fifo_config_obj_test), sequencer (sqr), driver (drv), monitor (mon), and analysis port (agt_ap).
- The build_phase connects these objects based on configurations obtained from the UVM config database.
- The run_phase resets the DUT, runs different test sequences (rst_seq, wr_only_seq, rd_only_seq, main_seq), and raises/drops objections during the sequence execution.

5. FIFO Agent (fifo_agt.sv):

- This class represents the agent that drives the DUT.
- It contains objects for the sequencer (sqr), driver (drv), monitor (mon), and analysis port (agt_ap).
- It connects these objects based on configurations obtained during the build phase.

6. FIFO Monitor (fifo_mon.sv):

- This class monitors the DUT's interface signals.
- In the run_phase, it samples the interface signals (rst_n, wr_en, rd_en, data_in, data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty) at every falling edge of the clock and creates a fifo_seq_item object containing these values.
- It broadcasts the fifo_seq_item object to the coverage collector and scoreboard using the analysis port (mon_ap).

7. Coverage Collector (cvrgclctr.sv):

- This class collects coverage information about the DUT's behavior.
- It defines a covergroup (cg) and coverpoints for various input and output signals.
- It uses cross-coverage to capture interactions between different signals (e.g., wr_enable and wr_ack).
- It samples the received fifo_seq_item and updates the covergroup.

8. Scoreboard (scoreboard_pkg.sv):

- This class acts as a reference model for the DUT.
- It maintains its own internal state (count, data_out_ref, flags) to compare with the DUT's behavior.
- The reference model function emulates the DUT's behavior based on the received fifo_seq_item.

• It compares the DUT's data output (data_out) and flags with its reference model and reports errors if there are any mismatches.

Overall Workflow:

- 1. The testbench instantiates the DUT and SVA assertions.
- 2. It runs different test sequences through the sequencer and driver.
- 3. The driver sends data to the DUT based on the sequence.
- 4. The monitor samples the DUT's interface signals and creates a fifo_seq_item

1-Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the output data value and the sequential flags should be lowthis shows with the reset seq send at the beginning	randomized with constraint that drive the	cover the values of the signals when the reset is asserted	A checker (immediate assertion) in the SVA to make sure the output is correct
FIFO_2	UVM_test will send the write sequence after reseting the DUT where the rest and rd_en esignals are off and randomize the data_in for tens of times so the almost_full,full signals can be shown as high and increasing the wr_ptr as well		the cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and read enable took place in all state of the	
FIFO_3	IUVM_lest will send the read sequence after write sequence where the reset and wr_en signals are off so the rd_pfr could increase and and the data_out signals have the same value of the randomized data_in in write only sequence and check the almost_empty_empty flags	rd_en which makes it high through more	Cover all values of the ouput falgs and cover the cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and read enable took place in all state of the	and the output flags assertions
FIFO_4	Alternate between read and write operations randomly by looping and randomizing the inputs for 10000 wich guarantee that all conditions of the output signals would happens and compare the values with the reference values and check them	wr_en which makes it high through more than 70 % of the time and also on rd_en which makes it low for 70% of the time	the cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and lead enable took place in all state of the	
FIFO_5	checking for the overflow flag when there are write operations and the full flag is asserted and for the under_flow flag when there are read operations and the empty flag is asserted	wr_en which makes it high through more than 70 % of the time and also on rd_en which makes it low for 70% of the time	Cover all values of the ouput falgs and cover the cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and read enable took place in all state of the	and the output flags assertions
FIFO_6	checking for the internal signal "counter" ensuring for its proper operation	Randomization under constraints on the wr_en which makes it high through more than 70 % of the time and also on rd_en which makes it low for 70% of the time	cover most of the states of the counter signal to ensure its proper operation	concurrent assertion to check the fuctionlity and the output flags assertions

2-Design with the bugs

3-Solved design

(Bugs were in design bugs fixed in FIFO RTL)

- 1- In first always block
- Add wr ack and overflow signals to reset block
- 2- In second always block
- Add data_out to reset block
- 3- In third always block
- adding the priority conditions in counter logic
- 4- in the combinational output flags conditions
- adjusting the conditions of the flags (almost_full).

```
nodule FIFO(fifo_interface.DUT f_if);

localparam max_fifo_addr = $clog2(f_if_FIFO_DEPTH);

reg [f_if_FIFO_MIDTH-1:0] mem [f_if_FIFO_DEPTH-1:0];

reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;

reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;

reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;

reg [max_fifo_addr-1:0] count; //it has the same bits as the depth so we can equl them

//always @(posedge f_if_clk or negedge f_if_rst_n) begin

if (f_if_rst_n) begin

wr_ptr <= 0;

f_if_ivorerlow <= 0;

end

else if (f_if_wr_en && count < f_if_FIFO_DEPTH) begin //when fifo is full and wr_en and rd_en are high the read process takes place due to this if condition

mem[wr_ptr] <= f_if_idata_in;

f_if_wr_eak <= 0;

if (f_if_ir_nll && f_if_wr_en)

f_if_overflow <= 0;

end

else begin

f_if_overflow <= 0;

end

end

else if (f_if_ir_ll && f_if_wr_en)

f_if_overflow <= 0;

end

end

else (f_if_ir_st_n) begin

rd_ptr <= 0;

f_if_overflow <= 0;

f_if_idata_out <= 0 begin //when fifo is empty and wr_en and rd_en are high the write process takes place due to this if condition

end

else if (f_if_rd_en && count != 0) begin //when fifo is empty and wr_en and rd_en are high the write process takes place due to this if condition

f_if_idata_out <= mem(rd_ptr) begin

f_if_idata_out <= mem_rd_ptr) begin

f_if_idata_out <= mem_rd_ptr) begin

f_if_idata_out <= mem_rd_ptr)

f_if_idata_out <=
```

```
//always block for read process and underflow flag
always @(posedge f_if.clk or negedge f_if.rst_n) begin
   if (if_if.rst_n) begin
        rd_ptr <= 0;
        f_if.underflow <= 0;
   end
   else if (f_if.rd_en && count != 0) begin //when fifo is empty and wr_en and rd_en are high the write process takes place due to this if
        f_if.data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
   end
        else begin
        if(f_if.empty && f_if.rd_en)
        f_if.underflow <= 1;
        else
        f_ii.underflow <= 0;
   end
end

// always block for evaluating the counter
always @(posedge f_if.clk or negedge f_if.rst_n) begin
   if (if_if.rst_n) begin
        count <= 0;
   end
else begin
   if (([if.ir.st_n) begin
        count <= 0;
   end
else begin
   if (([if.ir.st_n, f_if.rd_en) == 2'b10) && !f_if.full)
        count <= count + 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.empty)
        count <= count <= count <= 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count + 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count + 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count - 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count - 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count - 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count - 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count - 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count - 1;
        else if ((([if.ir.wr_en, f_if.rd_en) == 2'b11) && f_if.full)
        count <= count <=
```

4-Interface

```
| FIRO_IF.xy > *O info interface
| interface fifo_interface(clk);
| parameter FIFO_MDINH = 16;
| parameter FIFO_DEPTH = 8;
| input clk;
| logic [FIFO_NIDTH-1:0] data_in,data_out;
| logic rstn, wr_en, rd_en;
| logic wr_ack, overflow;
| logic full, empty, almostfull, almostempty, underflow;
| modport DUT (output data_out, wr_ack,overflow , full, empty, almostfull, almostempty, underflow,
| modport DUT (output data_out, wr_ack,overflow , full, empty, almostfull, almostempty, underflow,
| input clk,rst_n, wr_en, rd_en,data_in);
| endinterface
```

5-Assertions

Feature	Assertion		
When count equal the FIFO depth the full flag is asserted	if(DUT.count == f_if.FIFO_DEPTH) assert_full : assert (f_if.full==1);		
When count equal Zero the empty flag is asserted	if (DUT.count == 0)assert_empty : assert (f_if.empty == 1);		
When count equal FIFO depth minus one the almost_full flag is asserted	if (DUT.count == f_if.FIFO_DEPTH-1) assert_almostfull : assert (f_if.almostfull == 1);		
When count equal one the almost_empty flag is asserted	<pre>if (DUT.count == 1) assert_almostempty: assert {f_if.almostempty == 1};</pre>		
When disabling rst ,wr_en is high and the count is less than depth wr_ack flag is asserted	(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && DUT.count < f_if.FIFO_DEPTH) => (f_if.wr_ack);		
When disabling rst ,wr_en is high and full is high over_flow flag is asserted	(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full && f_if.wr_en) => (f_if.overflow);		
When disabling rst ,rd_en is high and empty is high under_flow flag is asserted	$(posedge\ f_if.clk)\ disable\ iff(!f_if.rst_n)\ (f_if.empty\ \&\&\ f_if.rd_en)\ => (f_if.underflow\)\ ;$		
When disabling rst ,wr_en is high and full and rd_en are not high => counter will be increamented	(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && !f_if.rd_en && !f_if.full) => (DUT.count == \$past(DUT.count) + 1);		
When disabling rst ,rd_en is high , empty and wr_en are not high => counter will be decreamented	(posedge f_if.clk) disable iff(!f_if.rst_n) { f_if.wr_en && f_if.rd_en && !f_if.empty) => (DUT.count == \$past(DUT.count) - 1);		

```
abways_comb begin;
always_comb begin;
figUUT.count == fif.FIFO_DEPTH)
assert_full: assert (f_if.full==1);

if (DUT.count == 0)
assert_ampty: assert (f_if.almostfull ==1);

if (DUT.count == fif.FIFO_DEPTH-1)
assert_almostfull: assert (f_if.almostfull ==1);

if (DUT.count == fif.FIFO_DEPTH-1)
assert_almostfull: assert (f_if.almostfull ==1);

if (DUT.count == 1)
assert_almostfull: assert (f_if.almostfull ==1);

end

property assert_wn_ack;
@[nosedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && DUT.count < f_if.FIFO_DEPTH) |=> (f_if.wr_ack ); //##
endproperty

property assert_overflow;
@[nosedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full && f_if.wr_en) |=> (f_if.overflow );
endproperty

property assert_underflow;
@[nosedge f_if.clk) disable iff(!f_if.rst_n) (f_if.empty && f_if.rd_en) |=> (f_if.underflow );
endproperty

property assert_cnt_nc;
@(nosedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && !f_if.rd_en && !f_if.full) |=> (DUT.count == $past(DUT.count) + 1 );
endproperty

property assert_cnt_dec;
@(nosedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en && !f_if.rd_en && !f_if.empty) |=> (DUT.count == $past(DUT.count) - 1 );
endproperty

property assert_cnt_dec;
@(nosedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en && !f_if.rd_en && !f_if.empty) |=> (DUT.count == $past(DUT.count) - 1 );
endproperty
```

6-TOP module

7- Configuration object + shared package

```
sharedPkg.sv > {} sharedpkg

package sharedpkg;

parameter FIFO_WIDTH = 16;

parameter FIFO_DEPTH = 8;

int error_count = 0;

int correct_count = 0;

endpackage
```

8- sequence item

```
package fifo_seqitem;
import uvm_pkg::*;
import sharedpkg::*;
import sharedpkg::*;
import sharedpkg::*;
include "uvm_macros.svh"

class fifo_seq_item extends uvm_sequence_item;
uvm_object_utils(fifo_seq_item);

function new(string name ="fifo_seq_item");
super.new(name);
endfunction

rand bit [FIFO_WIDTH-1:0] data_in;
rand bit rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
```

```
function string convert2string();
return $sformatf("%s reset = %0b, wr_en = %0b, rd_en = %0b, data_in = %0b", super.convert2string,rst_n,wr_en,rd_en,data_in);
endfunction
function string convert2string_stimulus();
return $sformatf(" reset = %0b, wr_en = %0b, rd_en = %0b, data_in = %0b",rst_n,wr_en,rd_en,data_in);
endfunction
////
//constrain block
int RD_EN_ON_DIST = 30 ;
int WR_EN_ON_DIST = 70 ;

constraint rst_cnstrs {
    rst_n dist {1:= 98 , 0 := 2 };    //u should make it enabled more than 1 to make it toggle more than one
}

constraint wr_enble {
    wn_en dist {1:= ND_EN_ON_DIST , 0 := 100-ND_EN_ON_DIST);
}

constraint rd_enable {
    rd_en dist {1:= RD_EN_ON_DIST , 0 := 100-RD_EN_ON_DIST);
}
```

9-sequences

1)reset sequence

```
rst_seq_f.sv > ( ) rst_seq_f > 😝 fifo_reset_seq
     package rst_seq_f;
    import uvm_pkg::*;
    import fifo seqitem::*;
    `include "uvm_macros.svh"
    class fifo_reset_seq extends uvm_sequence #(fifo_seq_item);
     `uvm_object_utils(fifo_reset_seq);
    fifo_seq_item seq_item ;
10 function new (string name = "fifo_reset_seq");
    super.new(name);
12 endfunction
    task body;
    seq_item = fifo_seq_item::type_id::create("seq_item");
    start_item(seq_item);
    seq_item.rst_n = 0;
    seq_item.data_out = 0;
    seq_item.wr_ack = 0 ;
    seq_item.overflow = 0;
    seq_item.underflow = 0;
    finish_item(seq_item);
    endpackage
```

2)read only sequence

```
package rd only_seq_f;
import twm_pkg:*;
import tifo_seqitem:*;
import fifo_seqitem:*;
import iffo_seqitem:*;
import iffo_seqitem:*;
import iffo_seqitem:*;
import iffo_seqitem:*;
import uvm_pkg:*
class fifo_rd_only_seq extends uvm_sequence #(fifo_seq_item);

'uvm_object_utils(fifo_rd_only_seq);

function new (string name = "fifo_rd_only_seq");
super_new(name);
endfunction

task body;
repeat (50) begin
repeat (50) begin
repeat (50) begin
seq_item = fifo_seq_item::type_id::create("seq_item");
start_item(seq_item);
seq_item.yrq = 0;
seq_item.yrq = 1;
finish_item(seq_item);
end
endtask
endclass
endclass
endclass
endclass
```

3)write only sequence

```
package wr_only_seq_f:
    janport wm_pkg::;
    import wm_pkg::;
    import fifo_seq_item::;
    import monly_seq extends wm_sequence #(fifo_seq_item);
    ''une_object_wilis(fifo_wr_only_seq);
    ifio_seq_item seq_item;
    fifo_seq_item seq_item;
    ifio_seq_item seq_item;
    ifio_seq_item seq_item;
    if super.new(name);
    endfunction
    task body;
    repeat (88) begin
    seq_item = fifo_seq_item::type_id::create("seq_item");
    seq_item.rst_n = 1;
    seq_item.rst_n = 1;
    seq_item.rst_n = 0;
    seq_item.rd_en = 0;
    seq_item.nd_mode(0);
    seq_item.data.in.rand_mode(1);
    seq_item.data.in.rand_mode(2);
    seq_item.data.in.rand_mode(2);
    seq_item.data.in.rand_mode(2);
    endatask
    endatask
    endatask
    endatask
    endatase
    endatase
```

4)main sequence

```
package main_seq;
import uvm_pkg::*;
import iffo_seqitem::*;
import fifo_seqitem::*;
import fifo_seqitem::*;
import fifo_seqitem::*;
import fifo_seqitem::*;
import fifo_seqitem::*;
import fifo_seqitem::*
include "uvm_macros.svh"
class fifo_main_seq extends uvm_sequence #(fifo_seq_item);
ivvm_object_utils(fifo_main_seq);

fifo_seq_item seq_item :
function new(string name ="fifo_main_seq");
super.new(name);
endfunction

task body;
repeat (10000) begin
seq_item = fifo_seq_item::type_id::create("seq_item");
start_item(seq_item);
assert(seq_item.randomize());
finish_item(seq_item);
end
endtask
endclass

endpackage
```

10- Test

```
package fifo_text_pg ;
laport tow_pkg:?;
laport tifo_count;
laport
lapo
```

```
//remember test is the intellegent boy who knows which seq opens to which sqr
task run_phase (uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this);

'uvm_info("run_phase","reset asserted",UVM_LOM)
rst_seq.start(env_test.agt.sqr);
'uvm_info("run_phase","reset deasserted",UVM_LOM)

'uvm_info("run_phase","reset deasserted",UVM_LOM)

wr_only_seq.start(env_test.agt.sqr);
'uvm_info("run_phase","write only seq is asserted",UVM_LOM)

'uvm_info("run_phase","read only seq is deasserted",UVM_LOM)

phase.drop_objection(this);
endtask
endclass
endpackage
```

<u>11-Env</u>

12-scoreboard

```
p Mon.cometounity / O knowledentjago *$ #80_kometourd

propert use _kspit*;

a import three-bogs;

a impo
```

```
Join

If(Seq_Lites_chk.rst_n)

count = 0;

else begin

if ((seq_Lites_chk.rst_n), seq_lites_chk.rd_en) == 2*bit) && Ifull_ref)

count = count = 1;

count = count = 1;
```

13-Coverage collector

```
| package coregistr; | import for jags: | import fo
```

14-Agent

```
| package (fro.gr; )
| package (fro.gr; )
| sport wm_pkg:*;
| sport fro.grs;*;
| sport fr
```

```
function void build_phase (uvm_phase phase);
super.build_phase(phase);
super.build_phase(phase);

if (luvm_config_db f(fifo_config_obj)::get(this ,"","CFG",agt_cnfg))

ivmm_fatal("build_phase","AGGHT - unable to get the virtual interface set by the test of fifo from the uvm_config_db");

ar - fifo_sequencer::type_id::create("sqr",this);

mon - fifo_monitor::type_id::create("avo",this);

agt_mp - new ("agt_mp", this);

endfunction

function void connect_phase (uvm_phase phase);

super.connect_phase (phase);

drv.tifo_dnver.vif = agt_cnfig_fifo_config_vif;

mon.fifo_mon_vif = agt_cnfig_fifo_config_vif;

mon.mon_ap.connect(agt_ap);

endfunction

endfunction

endfunction

endfunction

endfunction
```

15-Driver

```
D file_diversy > () file_diver > % file_diver |

1 parkage file_driver |

1 siport to my place;

2 laport file_seqlices::;

2 laport file_seqlices::;

3 laport file_seqlices::;

4 class file_driver extends uvm_driver #(fife_seq_lice);

6 class file_driver extends uvm_driver #(fife_seq_lice);

7 /*reating the virtual interface and config_obj handle

virtual file_interface file_driver_vif;

1 file_seq_lices state_seq_lice;

1 function new (string name -*fife_driver*, uvm_component parent - null);

1 super.new(name.parent);

1 super.new(name.parent);

1 super.new(name.parent);

2 super.new(name.parent);

3 super.new(name.parent);

4 stak rum.phase (owm_phase phase);

5 super.new_name.pase(phase);

6 forever

8 begin

1 stak rum.phase(phase.piten:type_id::create("stim_seq_item");

8 seq_item =*fife_seq_iten::type_id::create("stim_seq_item");

8 seq_item_ort.get_nex_licen(tim_seq_item); /*request the seq_item from sequencer-----> sequence

9 ifito_driver_vife.nex_n = stat_seq_item.nex_n;

1 ifito_driver_vife.dat_in = stat_seq_item.nex_n;

1 ifito_driver_vife.nex_n = stat_seq_item.convert2string_stimulus(),UMP_HIGH)

2 end

2 endstak

2 endstak

2 endstake
```

16-Monitor

```
package fifo_mon;
import uvm_pkg::*;
import iffo_seqitem::*;

import fifo_seqitem::*;

include "uvm_macros.svh"

class fifo_monitor extends uvm_monitor;

uvm_component_utils(fifo_monitor)

virtual fifo_interface fifo_mon_vif;
fifo_seq_item rsp_seq_item;
uvm_analysis_port #fifo_seq_item mon_ap;

function new (string name ="fifo_driver", uvm_component parent = null);
super_new(name,parent);
endfunction

function void build_phase (uvm_phase phase);
super_build_phase(phase);
mon_ap = new ("mon_ap",this);
endfunction
```

```
function void build_phase (vm_phase phase);

sport_build_phase(phase);

smo_up. rmw (*cm_up*,this);

endinction

smo_up. rmw (*cm_up*,this);

smo_up. rmw (*cm_up
```

17-sequencer

```
package fifo_sqr;

import uvm_pkg::*;
import fifo_seqitem::*;
include "uvm_macros.svh"
class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);

'uvm_component_utils(fifo_sequencer);

function new(string name ="fifo_sequencer", uvm_component parent =null);
super.new(name,parent);
endfunction

endclass

endpackage


endpackage

endpackage
```


Run.do file

```
vlib work
vlog -f sourcefiles.txt +cover
vsim -voptargs=+acc work.TOP -cover -classdebug -uvmcontrol=all
add wave /TOP/f_if/*
coverage save TOP.ucdb -onexit
run -all
```

Waveform and coverage reports



```
--- UVM Report Summary -
  ** Report counts by severity
UVM_INFO: 14
UVM_INRO: 0
UVM_ERROR: 0
UVM_ERROR: 0
UVM_ERROR: 0
UVM_ERROR: 1
(Questa UVM/) 2
([Usesta UVM/) 2
([INIST] 1
([TEST_DONE] 1
([report_phase] 2
([run_phase] 8
** None: Sfinish : C:/Ment
```



CROSS cg:...

B bin wre...
B bin rden...

+- CROSS cq:...

100.00%

100.00%

1737

1737

100 100.00...

100.00...

1 100.00...

100 100.00... TOP.sv ★ Assertions ★ 🛕 Cover Directives ★ 🔓 Covergroups ★ 🗋 uvm_root.svh ★ 🙋 TOP.sv ★

75 1		4691	assign	f if almostempty = (count == $\frac{1}{1}$				
Toggle Coverage:								
Enabled Coverage	Bins	Hits	Misses	Coverage				
Toggles	20	20	0	100.00%				
Toggle Coverage for instance /TOP/DUT								
roggie coverage for instance /for/bor								

THANK YOU