

Computer organization & structure


what is logic gate?

Logic Gate are electronic circuit that operate on one or more input signals to produce an output signal. The output signal of a gate is simple boolean operation of its input signal & any boolean function can be represented in the form of gate.

AND Gate

An AND gate has two or more input signals & only one output signal. The output will be one only when both the inputs are 1.

2 input



A	B	$A \cdot B$
0	0	0
0	1	0

3 input



A	B	$A \cdot B$
0	0	0
1	0	0

$$\omega^3 = 8_{12} - 4_{12} = 2_{12} = 1$$

A	B	C	$A \cdot B \cdot C$
0	0	0	0
0	1	0	0
0	0	1	0
1	0	0	0
1	1	0	0
1	0	1	0
0	1	1	0
1	1	1	1


OR Gate

The OR gate has two or more input signals but a single output signal. If any one of the input signal is high the output signal is high.

2 input:

	$y = A + B$	A	B	$y = A + B$
		0	0	0
		0	1	1
$\alpha^2 = 4_{12} = 2_{12} = 1$		1	0	1
		1	1	1

3 input




$$\alpha^3 = 8_{12} = 4_{12} = 2_{12} = 1$$

A	B	C	$y = A + B + C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Not Gate

Not Gate has only one input signal & one output signal. The output state is always the opposite of the input state. It is also called as inverters.




A	Y = A
0	1
1	0


NAND

A NAND gate has two or more input signals but only one output signal. All input signals must be high (1) to get a low (0) output. It is a combination of AND gate followed by a NOT gate.

2 inputs



3 input



$$\alpha^3 = \delta_{1/2} = 4 \Rightarrow 4_{1/2} \Rightarrow 2 \Rightarrow 2_{1/2} = 1$$


two are 2 longi? tufti are ultra and stas teh
for strings with regular si state tuftu with longi
knots in an interval with si + 1 state tufti with

A	B	C	$y = A \cdot B \cdot C$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1


NOR Gate

A NOR gate has two or more input signals but only one output signal. All input have to be low (0) to get a high (1) output. It is combination of OR gate followed by NOT gate.

2 input



3 input




$$y = \overline{A+B+C}$$

A	B	C	y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Exclusive OR Gate



The exclusive OR gate gives high output when the inputs are not at equal logic level. The exclusive OR operation is widely used in digital circuit. It is also called as XOR.



A	B	y = A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

XNOR

The Exclusive NOR Gate gives 1 at output, when the inputs are identical (both 1's or both 0's). It performs same function as XOR gate followed by a NOT gate. It is called as XNOR gate.





A	B	$Y = A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1

Adders

Adders are the combinational circuit which can perform addition of binary bit.

Half Adder

Half Adder adds two binary digits & produces two binary outputs called sum & carry. In half adder the inputs are the augend lets say 'A' & addend 'B' bits.



Full Adder

Half-Adder is a simple circuit but not effective for adding more than two digits. When three bits need to be added, we use a full adder circuit (the third bit is the previous carry bit.)

	A	B	P	S	C
→ Full Adder	0	0	0	0	0
Pre-bit	0	0	1	1	0
A ₁ G ₁	0	1	0	1	0
S = 0, 1	1	0	0	1	01
1, 1, 1	1	1	0	0	1
0, 0, 0	0	0	0	0	01
1, 1, 0	1	1	1	0	1


$$S = \bar{A}\bar{B}P + \bar{A}B\bar{P} + A\bar{B}\bar{P} + ABP$$


$$A \quad \bar{B} \quad P \quad 00 \ 01 \ 11 \ 10$$

$$C = \begin{array}{|c|c|c|} \hline 0 & 1 & 1 \\ \hline 1 & 1 & 1 \\ \hline \end{array}$$

$$C = AP + BP + AB$$

$$A \quad B \quad P$$





~~FD~~ Flip Flop

Flip flop is the basic memory element in a digital computer

It is used to store one bit of information with a 0 or a 1. It is also called the binary or toggle or catch.

characteristic of flip flop

- ① It is a bistable device. The circuit has only two stable states 0 & 1. It responds to inputs and retains its state until some signal


causes it to change state.

- 2) The flip flop has two outputs. One output is the complement of the other.


① SR Flip - Flop

The clocked SR flip-flop consists of the basic NAND latch & two other NAND gates to provide clock pulse.

SR flip flop operates with only positive clock transitions or negative clock transitions whereas, SR latch operates with enable signal.



*initially program stand off in qslf 417
returning Antigib*




J-K Flip flop

The J-K flip flop is an improvement on the SR flip flop where $S=R=1$ is not a problem.

The input condition of $J=K=1$, gives an output

Inverting the output state.

In simple words, if J & K data input are different (i.e. high & low) then the output Q takes the value of J at the next clock edge. If J & K are both low then no change occurs. If J & K are both high at the clock edge then the output will toggle from one state to the other. JK flip flop can function as Set or Reset flip flop.





J	K	Q	\bar{Q}
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	0
1	0	1	1
1	1	1	0

T flip flop

This flip flop work as a toggle switch. The next output state is changed with the complement of the present state output. This process is known as toggling.

We can construct the "T flip flop" by making changes in the "JK flip flop". The T flip flop has only one output, which is constructed by connecting the input of JK flip flop. The single input is called T.



Input	Outputs	
	Present	Next State
T	<u>Q_n</u>	Q_{n+1}
Q	0	Q
0	1	1
1	0	1
1	1	0

T	Q^+
0	0
1	Q'

Encoders

Encoder is a logic circuit which performs the opposite action of the Decoder. An encoder has a number of input lines, only one of which is activated at a time. At the output it displays a value corresponding to the activated input.


An encoder has 2^n input lines & n output lines.

(i) Priority

(ii) Decimal to BCD

(iii) Octal to Binary

(iv) Hex to Binary



4x2 Encoder

$$A = \overline{I_0} \overline{I_1} \overline{I_2} \overline{I_3} + \overline{I_0} \overline{I_1} I_2 I_3$$

$$B = \overline{I_0} I_1 I_2 I_3 + \overline{I_0} \overline{I_1} \overline{I_2} I_3$$


Block diagram


I_0	I_1	I_2	I_3	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

Multiplexer

A multiplexer is a logic circuit which accepts many inputs, but selects only one input to be passed on to the output. It is sometimes referred to as a data selector, since it selects only one of the inputs. The selection of the input to be passed is done by a set of control signals known as the select inputs. The value on these select inputs will determine the input that is to be passed on to the output. Multiplexer is also known as MUX.

$$n = 2^5$$



I_0 I_1 I_2 I_3 S_0 S_1 2×1 Multiplexer

Counter

Counter is a digital device used to count number of pulses & it can also be used as frequency divider.

Counter can Count in two ways i.e.

- ① up Count ($0, 1, 2, \dots, N$)
- ② down Count ($N, N-1, \dots, 1, 0$)

present Count of the Counter represents state of Counter .

Counter Contains set of flip flops, A n bit Counter will have N flip flops & 2^n States

Each state frequency \Rightarrow $\frac{\text{total frequency}}{2^n}$

Asynchronous Counter

Asynchronous refers to states that doesn't have

Date: / /

a fixed time relationship with each other.

In Asynchronous Counter, flip flop doesn't have a common clock pulse so their states doesn't change exactly at same time.

1st flip flop has clock, output of each flip flop will act as clock to the next flip flop in two counter.

Synchronous Counter

In Synchronous Counter, the clock input across all the flip-flops use the same source & create the same clock at the same time. So, a Counter which is using the same clock signal from the same source at the same time is called Synchronous Counter.


Cache Memory

Cache memory is a small size memory in b/w C.P.U & main memory

C.P.U access should have minimum delay


functioning is hidden from programs & users

System having cache provide faster throughput



The transfer of data b/w main memory & Cache memory is block by block.

Transfer of data b/w Cache & processor is word by word. If found the sent



Cache hit :- Address/ data is found in Cache

Cache miss :- Address/ data is not found

Cache performance

$$\text{hit rate} = \frac{\text{no. of hits}}{\text{total memory reference}}$$

$$\begin{aligned}\text{miss rate} &= 1 - \text{hit rate} \\ &= \frac{\text{no. of miss}}{\text{total miss reference}}\end{aligned}$$


Virtual Memory

Virtual memory is a memory management technique where secondary memory can be used as if it were a part of the main memory. Virtual memory is a very common technique used in the operating system of Computer.

Virtual memory uses hardware & software to allow a Computer to compensate for physical memory shortages, by temporarily transferring data from Random access memory (RAM) to disk storage. In essence, virtual memory allows a computer to treat secondary memory as though it were the main memory.

1011
1110 +
00101

Memory Hierarchy




The memory hierarchy separates computer storage into a hierarchy based on response time. Since response time, complexity & capacity are related, the levels may also be differentiate by their performance & controlling technologies.


Binary Adder

The digital circuit that generates the arithmetic sum of two binary numbers of any length is called a binary adder.

$$\begin{array}{r} & 1 & 1 & 1 \\ R, & 1 & 1 & 0 & 1 \\ + & 0 & 1 & 1 & 1 \\ \hline & 1 & 0 & 1 & 0 & 0 \end{array}$$



Binary Adder - Subtractor



$$M = A + B : 0 \quad (\text{Addition})$$

$$M = A + \bar{B} + 1 \quad (\text{Subtraction})$$

Floating point representation

It has three parts

Mantissa

Base

Exponent

Number	Mantissa	Base	Exponent
3×10^6	3	10	6
110×2^8	110	2	8
6132.784	6132.784	10	-3

IEEE 754 floating point number representation

a Single precision format

31	30	23 22	0
Sign	Exponent	Mantissa	0
1 bits	8 bits	23 bits	

b Double precision format

63	62	52 51	0
Sign	Exponents	Mantissa	0
1 bits	11 bits	52 bits	1259

Represent $(1259.125)_{10}$ in Single & double precision

Step 1 :- Convert decimal number to binary number

$$(1259)_{10} = (10011101011)_2$$

$$(0.125)_{10} = 001 \rightarrow \text{multiply with 2}$$

$$(1259.125) = (10011101011.001)_2$$

Step 2 :- Normalize the number

$$(1 \cdot N)_2^{E=127} \rightarrow \text{single precision}$$

$$(1 \cdot N)_2^{E=1023} \rightarrow \text{double precision}$$

$$1|0011101011 \cdot 001 \rightarrow \\ (1.0011101011001 \times 2^{10}) \rightarrow \text{Normalize no.}$$

Step 3 :- Single precision format

$$(1 \cdot N)_2^{E=127}$$

$$1.0011101011001 \times 2^{10}$$

$$E - 127 = 10$$

$$E = 127 + 10$$

$$E = 137 \rightarrow \text{Exponent}$$

↳ Convert in binary

$$E = (137)_{10} = (10001001)_2$$

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					

Step 4 :- Double precision format

$$(1 \cdot N)_2^{E=1023}$$

$$1.0011101011001 \times 2^{10}$$

$$E - 1023 = 10$$

$$E = 1023 + 10$$

$$E = 1033$$

$$E = (1033)_{10} = (10000001001)_2$$

Binary Code 1000001001 0011010111001...
 I bits 11 bits 52 bits

Instruction Code 1001101011001
 $(0101 \times 1001101011001)$

An instruction code is a group of bits that instruct the computer to perform a specific operation.

ADD 45.7.

Operation Code 1001101011001

$01 = F51 - 3$

The operation code of an instruction is a group of bits that define such operation as add, subtract, multiply, shift & complement.

$(10010001) = 01(F51) = 3$

The number of bits required for the operation code of an instruction depends on the total number of operations available in the computer.

The operation code must consist of at least n bits for a given α^n (or less) distinct operations.

15 1211 30 Memory 4096x16

Opcode	Address	Instruction (Program)
15	$\Sigma 01 = 3$	

01×1001101011001

Binary Operand $\Sigma 01 = 3$

$01 + \Sigma 01 = 3$


$\Sigma 01 = 3$

Operand
(data)

$\underline{-(10010000001)} = 01(E80) = 3$

Processor Register
(accumulator) AC

Instruction format




Direct & Indirect Addressing of Memory

if the second part of an instruction format specifies the address of an operand, the instruction is said to have a direct address

0 ADD 457


457 Operand



Indirect Addressing

In indirect address, the bits in the second

part of the instruction designate an address of a memory word in which the address of the operand is found.



Register Reference :- These instructions perform operations on registers rather than memory addresses. The IR (14-12) is 111 & IR (15) is 0. The first 12 bits specify register operation

15	14	12	11
0	111	Register operation	0

Register Reference instructions are recognized by the control when $D_7 = 1$ & $I = 0$

These instruction use bits 0 through 11 of the instruction code to specify operations to be performed.


Register Reference Instruction

Page: _____
Date: _____
Registers

		Standard Register
CLA	Clear AC	$AC \leftarrow 0$
CLE	Clear E	$E \leftarrow 0$
CMA	Complement AC	$AC \leftarrow AC'$
CME	Complement E	$E \leftarrow E'$
CIR	Circulate Right AC & E	$AC \leftarrow CIR$ (AC)
CIL	Circulate Left AC & E	$AC \leftarrow CIL(AC)$
INC	Increment AC	$AC \leftarrow AC + 1$
SPA	Skip next instruction if positive	if $(AC(15)=0)$ $PC \leftarrow PC + 1$
SNA	Skip next instruction if AC negative	if $(AC(15)=1)$ $PC \leftarrow PC + 1$
SZE	Skip next instruction if $E = 0$	if $(E=0)$ $PC \leftarrow PC + 1$
HLT	Halt Computer	

Memory Reference

These instructions refer to memory address as an operand. The other operand is always accumulator. Specifies 12-bit address, 3 bit opcode & 1 bit addressing mode for direct & indirect Addressing.



000 to 110

$D_0 - D_6$ = Memory reference

D_7 = Register reference / I/b/o/p

D_0 000

AND

AND to AC

$D_0 t_4 : DR \leftarrow M(AR)$

$D_0 t_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0$

D_1 ADD

$D_1 t_4 : DR \leftarrow M(AR)$

$D_1 t_5 : AC \leftarrow AC + DR, SC \leftarrow 0$

$E \leftarrow \text{count}$

extended AC

D_2 Loading operation (LDA)

$D_2 t_4 : DR \leftarrow M(AR)$

$D_2 t_5 : AC \leftarrow DR, SC \leftarrow 0$

$D_3 STA$ (Store)

$D_3 t_4 : M(AR) \leftarrow AC, SC \leftarrow 0$

D_4 Branch unconditionally

$D_4 t_4 : PC \leftarrow AR, SC \leftarrow 0$

$D_5 BSA$ (Branch & have return address)

$D_5 t_4 : M(AR) \leftarrow PC, AR \leftarrow AR+1$

$D_5 t_5 : PC \leftarrow AR, SC \leftarrow 0$

D_c ISZ { Increment & skip if zero }

D_c ty : DR \leftarrow M[AR]

D_c tu : DR \leftarrow DR+1 , M[AR] \leftarrow DR
if (DR=0) PC \leftarrow PC+1
SC \leftarrow 0

What is one address two address & three address instruction.

three field instruction

Opcode	Address / operand	Mode
--------	-------------------	------

Opcode

Operation code

Example :-

add (addition), sub (subtraction),
mul (Multiplication), mov etc

Address of operand (data)

data stored in main memory & its address stored
in address field of instruction.

Mode defines way of calculating address of operand
whether it is memory address or register address

(register, base, index, offset, immediate)

(register, offset, immediate)

Types of Instruction format

Three address instruction

OPCODE	ADDRESS1	Address 2	Address 3
Add			

D.A Data address Result
 $3 + 4 = 7 \rightarrow R$

Two address Instruction

OpCode	Address 1	Address 2	
Data		Result	

One address Instruction

(init.) OPCODE | ADDRESS

Result will store in Accumulator register

What is Interrupt

when a process is executed by the C.P.U and when a user request for another process then this will create disturbance for the running process. This is called as the interrupt

- ① Internal Interrupt (divide by zero, Register overflow)
- ② External interrupt (I/O devices)