Registration No.:										
-------------------	--	--	--	--	--	--	--	--	--	--

**Total Number of Pages: 02** 

Course: B.Tech/IDD Sub Code: EOPC2004

3<sup>rd</sup> Semester Regular Examination: 2024-25

12025-10

**SUBJECT: Digital Electronics** 

BRANCH(S): CST, CSEAIML, CSEDS, CSEAI, CSE, CSE, CSIT, CE, IT

Time: 3 Hours Max Marks: 100 Q.Code: R500

Answer Question No.1 (Part-I) which is compulsory, any eight from Part-II and any two from Part-III.

The figures in the right hand margin indicate marks.

#### Part-I

## Q1 Answer the following questions:

(2 x 10)

- a) Find the hexadecimal number of (243)<sub>8</sub>.
- b) Explain the role of transistors as switches in digital circuits.
- c) How many OR gate and half adder are required to implement a full adder Circuit?
- **d)** What is race around condition?
- **e)** What is essential prime implicant?
- f) What is the difference between combinational circuit and Sequential circuit?
- g) Design NAND gate and XOR gate using 2 input NOR gate.
- h) What is a hazard in a combinational circuit?
- i) Convert the 100110 binary code into gray code.
- j) A 4 bit modulo-16 ripple counter uses JK flipflops. If the propagation delay of each Flipflop is 50 ns. Then find the maximum clock frequency.

#### Part-II

# Q2 Only Focused-Short Answer Type Questions- (Answer Any Eight out of Twelve) (6 x 8)

- a) If X = 111.101 and Y = 101.110, Calculate X + Y, X Y, and Y X by using 2's Complement method.
- **b)** Use the K-Map to simplify the expression  $X = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{B} \cdot C + \overline{A} \cdot B$ .
- c) Implement the function  $F = A(CD + B) + B\overline{C}$  using NAND gate only.
- **d)** Use the Quine-McCluskey technique to minimize the following Boolean function:  $F(A, B, C) = \sum (1, 3, 5, 7)$
- e) Write short note on Mealey Morre Model of Finite State Machine.
- f) Design of NAND gate using CMOS.
- g) Explain the different types of Laws in Boolean function.
- **h)** Define and explain the operation of 4 bit shift register?
- i) Design a 3-bit binary counter using T flip flop.
- i) Design a Full adder circuit.

- k) Differentiate between decoder and demultiplexer. Under what circumstance a decoder can be converted into demultiplexer?
- Design and explain the Johnson Counter. I)

### Part-III

## Only Long Answer Type Questions (Answer Any Two out of Four)

- Q3 a) Design of 8 × 1 MUX using 2 × 1 MUX. (6+10)
  - Given that  $f(A, B, C, D) = \sum (0, 1, 5, 7, 10, 14, 15)$ . Implement this function using an b) appropriate Multiplexer.
- Q4 Derive the Characteristic Equation of D Flipflop. (6+10)
  - b) Convert the SR Flipflop to JK Flipflop.
- Q5 the Four variable a) Minimize logic function usina K-Map. f(A, B, C, D) =(8+8) $\sum m(0, 1, 2, 3, 5, 7, 8, 9, 11, 14)$ 
  - Design a simple logic circuit such that the outputs is 1 when the binary number A, B, C, D is greater than 0110.
- aning ma Q6 What are the salient features of an Algorithmic State Machine (ASM) chart? (6+10)a)

215-1710112025--10

Design an ASM chart for a simple weighing machine.