

# 2d CONVOLUTION

EMBEDDED HARDWARE SYSTEMS DESIGN PRACTICAL WS 2023/24

Sachhidanand | 5116774 | Nano-Electronic Systems

### 1. INTRODUCTION

Convolutional neural networks, or CNNs, have become extremely effective tools for a variety of computer vision applications in recent years, such as object identification, image segmentation, and image classification. There is a growing need to use hardware platforms to accelerate these computationally demanding CNNs as the demand for low-latency and real-time processing grows. The Multiprocessor System-on-Chip is one such platform that provides a balance between performance and flexibility (MPSoC).

The aim of this project is to utilise Xilinx Vivado to implement the process of convolution on an MPSoC. Multiple processing units offered by the MPSoC architecture can be used to optimise and parallelize CNN computations, significantly speeding up the process in comparison to typical software implementations.

The Convolution filter is designed using Xilinx's Vitis HLS IDE. High level language support is offered by Vitis HLS for both module design and verification. Additionally, it supports pragma directives, which tell the compiler how to convert kernel source code into RTL code. The RTL code can be ported using the export RTL function and then imported as an IP block into the Vivado IDE library to facilitate additional design work. An FPGA known as the **Xilinx Ultra 96v2** onboarding a chip **part no.: xczu3eg-sbva484-1-i** serves as the experiment's hardware. The Zynq ARM core is subsequently attached to the imported IP block to facilitate data transmission and reception. AXI-Stream has been selected as the interface for communicating with the ARM core. The final algorithm is tested using a Python Script in Jupyter Notebook.

## 2. 2D CONVOLUTION

A basic operation in convolutional neural networks (CNNs) and image processing is the 2D convolution operation. The basic architecture for convolution algorithm includes the following parameters –

- 1) **INPUT IMAGE and KERNEL** Start with a 2D convolutional kernel (also called a filter or mask) and a 2D input matrix, which frequently represents an image.
- 2) **PADDING** To make sure that the convolution operation covers the entire input, you can optionally pad the input matrix with zeros or other values. In order to preserve spatial dimensions, padding is particularly helpful near the input's edges.
- 3) **STRIDE** Convolutional kernels are moved to the next position in the input matrix by a stride, which is a fixed step size. At every position, repeat the convolution operation to create the feature map, a 2D output matrix.

Convolution operation include following steps –

- The convolutional kernel is positioned above the input matrix. The kernel is always smaller than the input matrix.
- Perform an element-wise multiplication between the elements of the input matrix covered by the kernel and the corresponding elements of the kernel.

- Sum up the results of the element-wise multiplications to obtain a single scalar value. This scalar is the result of the convolution operation at a specific location (usually the top-left corner of the kernel's position).

The size of the output feature map is determined by the dimensions of the input matrix, the size of the kernel, the padding applied, and the stride used during the convolution operation.

$$\text{output width} = \frac{W - F_w + 2P}{S_w} + 1$$

$$\text{output height} = \frac{H - F_h + 2P}{S_h} + 1$$

Where W and H are input image width and height respectively, Fw and Fh is the width and height of the filter, P is the padding given and S is the stride.

## 3. PROPOSED ALGORITHM OF 2d CONVOLUTION FOR IMPLEMENTATION




Figure 1 - Complete design block diagram

#### 3.1.HLS code without optimization

```
6 #define kernel 3
7 #define w 5 // Input image matrix width
8 #define h 5 // Input image matrix height
9 #define p 0 // Padding applied to input image matrix
10 #define s 1 // Stride for filter
     typedef double Mat_Dtype;
140 struct axis data{
               Mat_Dtype data;
ap_uint<1> last;
18 };
210 void conv(hls::stream<axis_data> &in_A, hls::stream<axis_data> &out_C) {
               #pragma HLS INTERFACE ap_ctrl_none port=return
               #pragma HLS INTERFACE axis register both port=in_A
#pragma HLS INTERFACE axis register both port=out_C
int cols;
int x = (((h+(2*p))-kernel)/s)+1;
int y = (((w+(2*p))-kernel)/s)+1;
axis_data str;
              Mat Dtype input_image[h][w];
#pragma HLS array partition variable=input_image complete dim=2
Mat Dtype filter[kernel][kernel];
#pragma HLS array partition variable=filter complete dim=1
Mat_Dtype output[x][y]; // Matrix to store the output
               // Read input matrix from AXI stream
for (int i = 0; i < h; i++) {
    for (int j = 0; j < w; j++) {
        str = in A.read();
        input_image[i][j] = str.data;
}</pre>
               // Read kernel matrix from AXI stream
               // Read Refret Marta From Al Screen
for (int i = 0; i < kernel; i++) {
    for (int j = 0; j < kernel; j++) {
        str = in A.read()
        filter[i][j] = str.data;
                  }
```

Figure 2 - C++ code for 2d Convolution (without optimisation)

- 1. **Mat\_Dtype data**: This member is a representation of the data that is actually being processed or sent. The precise type (Mat\_Dtype) would be defined in another part of the code; it can be a user defined custom data type that holds values for pixels, matrix elements, or any other pertinent information.
- 2. **ap\_uint<1> last**: In the AXI Stream interface, this member usually represents a control signal. The final signal in an AXI stream is frequently used to signal the conclusion of a packet or frame. The current data packet is the last in a series of packets or frames when last is asserted (set to 1). When streaming, this is essential for distinguishing between various data sets or frames.

**NOTE:** - Therefore, the **axis\_data** struct appears to encapsulate both the actual data being transported or processed (Mat\_Dtype data) and a control signal (ap\_uint1> last) signaling the end of a packet/frame within the AXI Stream interface. This struct can be used to determine the format of data provided or received over the AXI Stream and helps organize the information for processing in your Vivado HLS-based 2D convolution algorithm.

The array, **input\_image**, is of type Mat\_Dtype and has dimensions of 'w' and 'h'. This array is optimized for hardware synthesis using the **#pragma HLS array\_partition** directive. The specification "complete dim=2"


means that the array has to be divided in half along the second dimension (dim=2). This could allow for concurrent access to the array's columns in hardware since each element in the second dimension will be handled as a distinct hardware resource.

The second input array, **filter**, is of dimension 'kernel' and 'kernel' of type Mat\_Dtype, is also a 2D array. Optimization for this array is specified by the **#pragma HLS array\_partition** directive where "complete dim=1" denotes a full partition of the array along the first dimension (dim=1). Thus, every component in the first dimension will be treated as a separate hardware resource, potentially allowing parallel access to rows of the array in hardware.

Both pragmas (array\_partition) divide the arrays into smaller partitions in an effort to efficiently utilize the hardware resources. Through increased parallelism in the hardware design developed, this optimization may help improve performance by facilitating more effective data processing.

Nonetheless, the particular hardware architecture, design limitations, and intended optimizations for the 2D convolution process you're implementing in Vivado HLS should all be taken into account when selecting complete partitioning and the dimension along which to partition (dim=1 or dim=2).

## THE RESULTS AFTER HLS SYSNTHESIS FOR THE NON-OPTIMIZED CODE ARE SHOWN BELOW -



#### 3.2. HLS code with optimization

```
22@ void conv_optm(hls::stream<axis_data> &in_A, hls::stream<axis_data> &out_C) {
             #pragma HLS INTERFACE ap_ctrl_none port=return
             #pragma HLS INTERFACE axis register both port=in_A
#pragma HLS INTERFACE axis register both port=out_C
             // matrices to store inputs and outputs
              // matrices to store inputs and ou
int row;
int col;
int x = (((h+(2*p))-kernel)/s)+1;
int y = (((w+(2*p))-kernel)/s)+1;
axis_data strea;
33
34
35
36
37
              Mat Dtype input image[h][w];
#pragma HLS ARRAY_PARTITION variable=input_image complete dim=2
Mat_Dtype filter[kernel][kernel];
#pragma HLS ARRAY_PARTITION variable=filter complete dim=1
Mat_Dtype output[x][y]; // Matrix to store the output
39
40
41
            // read data for Input Image
            loop_input_A1: for(row=0; row < h; row++){
    loop_input_A2: for(col=0; col < w; col++){
    #pragma HLS PIPELINE
    strea = in_A.read();</pre>
48
49
50
51
52
53
54
55
56
57
58
59
60
61
                           input_image[row][col] = strea.data;
                  }
            // read data for Filter Matrix
                   loop_input_B1: for(row=0; row < kernel; row++){</pre>
                           loop_input_B2: for(col=0; col < kernel; col++){
    #pragma HLS PIPELINE
    strea = in A.read();
    filter[row][col] = strea.data;</pre>
                         }
                  }
          }
```

Figure 3 - Optimized C++ code for 2d Convolution

To instruct the tool to attempt to establish a pipeline in the created hardware for a loop or series of operations, use the **#pragma HLS pipeline** directive in Vivado HLS. By dividing an operation into phases that can run concurrently, a technique known as pipelining can increase a design's throughput.

The **#pragma HLS** pipeline directive instructs the tool to look for parallelism and overlapping operations when applied to a loop or a block of code in order to improve performance by increasing throughput and lowering the **Initiation Interval (II)**.

#### THE RESULTS AFTER HLS SYSNTHESIS FOR THE OPTIMIZED CODE ARE SHOWN BELOW -

- From the summary report we can see that there was an **4.89x increase in the latency after optimization**.



## 4. BLOCK DIAGRAM




Figure 2 - Interface View


#### 4.1 Zynq UltraScale+ MPSoC -

This intricate system combines processing (ARM Cortex-A cores) and programmable logic (FPGA fabric) on a single chip. It is appropriate for a variety of applications because it combines processing power with hardware programmability.


#### 4.2 AXI Direct Memory Access –

A controller called AXI DMA (Direct Memory Access) is utilized to provide fast data transmission between the system's peripherals and memory. Large volumes of data can be moved between system components quickly and efficiently without using the CPU when this technique is applied.

Configuration of the Zynq UltraScale+ is as follows –



#### Configuration of the Zynq UltraScale+ is as follows –



#### 5. RESULTS

The final result of the above code after implementing on the MPSoC are –

```
In [7]: A_matrix = input_buffer1.reshape((int(math.sqrt(data_size_1)),int(math.sqrt(data_size_1))))
        B matrix = input buffer2.reshape((int(math.sqrt(data_size_2)),int(math.sqrt(data_size_2))))
        Output_matrix = output_buffer.reshape((int(math.sqrt(data_size_3)),int(math.sqrt(data_size_3))))
        print('A Matrix :')
        print(A matrix)
        print("\n")
        print('B matrix:')
        print(B_matrix)
        print("\n")
        print('Out matrix :')
        print(Output matrix)
        print("\n")
        A Matrix :
        [[ 1. 2. 3. 4. 5.]
[ 6. 7. 8. 9. 10.]
[ 11. 12. 13. 14. 15.]
         [16. 17. 18. 19. 20.]
[21. 22. 23. 24. 25.]]
        B matrix :
        [[1. 2. 3.]
[4. 5. 6.]
         [7. 8. 9.]]
        Out matrix :
        [[411. 456. 501.]
          [636. 681. 726.]
         [861. 906. 951.]]
            result = np.zeros((output_height, output_width))
            for i in range(output height):
                for j in range(output width):
                    result[i, j] = np.sum(input_data[i:i+kernel_height, j:j+kernel_width] * kernel)
            return result
        # Reshape input for convolution
        input_matrix = input_buffer1.reshape((int(math.sqrt(data_size_1)), int(math.sqrt(data_size_1))))
        kernel matrix = input buffer2.reshape((int(math.sqrt(data size 2)), int(math.sqrt(data size 2))))
        # Perform convolution
        result_convolution = perform_convolution(input_matrix, kernel_matrix)
        print('Python convolution result :')
        print(result convolution)
        print("\n")
        # Check if the matrices are equal
        are_matrices_equal = np.array_equal(Output_matrix, result_convolution)
        # Print the result
        if are_matrices_equal:
            print("The matrices are equal.")
        else:
            print("The matrices are not equal.")
        dma_recv.idle
        print('FPGA run time: ', fpga run time)
        Python convolution result :
        [[411. 456. 501.]
         [636. 681. 726.]
         [861. 906. 951.]]
        The matrices are equal.
        FPGA run time: 7.991276979446411
```