


Shakespeare be
like...



EECS 370 - Lecture 9

Sequential Logic



Poll: What is
NOR(0,X)?

Next few lectures: Digital Logic

- Lectures 1-7:
 - LC2K and ARMv8/LEGv8 ISAs
 - Converting C to Assembly
 - Function Calls
 - Linking
- Lecture 8:
 - Finish up linking
 - Combinational Logic
- Today:
 - Sequential Logic


M Live Poll + Q&A: [slido.com #eeecs370](https://slido.com/#eeecs370)

Poll and Q&A Link

M


Propagation delay in combinational gates

- Gate outputs do not change exactly when inputs do.
 - Transmission time over wires ("speed of light")
 - Saturation time to make transistor gate switch
- Every combinational circuit has a propagation delay (time between input and output stabilization)



4

Timing in Combinational Circuits




M

5

What is the delay of this Circuit?

Each oval represents one gate,
the type does not matter


Poll : What is the delay?



6

Exercise

- Use the blocks we have learned about so far (full adder, NOR, mux) to build this circuit
 - Input A, 32 bits
 - Input B, 32 bits
 - Input S, 1 bit
 - Output, 32 bits
 - When S is low, the output is A+B, when S is high, the output is NOR(a,b)
- Hint: you can express multi-bit gates like this:




M Live Poll + Q&A: [slido.com #eeecs370](https://slido.com/#eeecs370)

M

7

Exercise

- This is a basic ALU (Arithmetic Logic Unit)
- It is the heart of a computer processor!



8

Sequential Logic

- Can we build a processor out of these combinational elements?
- How to build something like a program counter (PC)?
 - Increment it for every instruction... fine, use an adder
 - But only increment it once ready to move on to next instruction
 - That takes a finite amount of time... until then we need to "remember" the current value
- Combinational logic's output is determined from current input
 - But computers have "state" – they remember previous inputs and behave differently based on its history

M

9


Sequential Logic

- Examples of state
 - Registers
 - Memory
 - PC
- Sequential logic's output depends not only on current input, but also the current state
- This lecture will show you how to build sequential logic from gates
 - Key is feedback

M

10

Using feedback to "remember"




- This remembers its initial value!
- Very basic memory
- What's wrong with this, though?

M

11


Let's look at the following circuit



M Live Poll + Q&A: slido.com #eecs370


12

Let's look at the following circuit



What is the value of Q if R is 1 and S is 0?


Let's look at the following circuit



What is the value of Q if R is 0 and S is 1?

SR Latch

- So this circuit (an SR latch):
 - "Sets" Q to 1 when S=1 R=0
 - "Resets" Q to 0 when S=0 R=1
 - "Latches" Q when S=0 R=0
 - What about when S=1 R=1 ?



BAD! Why?


M 14

M

15

SR Latch – Undefined behavior


- If S=1, R=1, then Q and its inverse are both 0
- If inputs then change to S=0, R=0, we get this circuit



- This is unstable! Output rapidly oscillates between 0 and 1

Improving SR Latch

- SR Latch works great at saving a bit of data...
 - Unless S=R=1, even for a fraction of a second
- Idea: let's prevent that from happening by adding AND gates in front of each input
 - Impossible for R and S to both be 1




16

M


17

Transparent D Latch



Transparent D Latch

- When G ("gate") is high, Q=D (the latch is "transparent")
- When G is low, Q "lashes" to the value of D at that instant and remembers, even if D changes later




M

18

M

19


D-Latch Timing Diagram



M

20

D-Latch Timing Diagram




M

21

Is D-Latch Sufficient?

- Can we use D-latches to build our PC logic?
- Idea:
 - Use 32 latches to hold current PC, send output Q to memory
 - Also pass output Q into 32-bit adder to increment by 1 (for word-addressable system)
 - Wrap sum around back into D as "next PC"
 - Once ready to execute next instruction, set G high to update




M

22

Shortcoming of D-Latch

- Problem: G must be set very precisely
 - Set high for too short: latch doesn't have enough time for feedback to stabilize
 - Set high for too long: Signal may propagate round twice and increment PC by 2 (or more)
- Challenging to design circuits with exactly the right durations



Not just a problem for PC, much of our processor will involve logic like this

M


23

Adding a Clock to the Mix

- We can solve this if we introduce a **clock**
 - Alternating signal that switches between 0 and 1 states at a fixed frequency (e.g., 1 GHz)
 - Only store the value the **instant** the clock changes (i.e. the **edge**)



Adding a Clock to the Mix



We won't discuss it further here, but this circuit sets Q=D ONLY when clock transitions from 0->1

Intuitively, the design works by inverting the Gate signals, so only one passes at a time (like a double set of sliding doors)




M

24


M Live Poll + Q&A: slido.com #eeecs370

25

D Flip-Flop Timing Diagram



What happens if Data changes on clock edge?




M

29

M

30

Latches vs Flip-flops



M

31

M

32

Finite State Machines

- So far we can do two things with gates:
 - Combinational Logic: implement Boolean expressions
 - Adder, MUX, Decoder, logical operations etc
 - Sequential Logic: store state
 - Latch, Flip-Flops
- How do we combine them to do something interesting?
 - Let's take a look at implementing the logic needed for a vending machine
 - Discrete states needed: remember how much money was input
 - Store sequentially
 - Transitions between states: money inserted, drink selected, etc
 - Calculate combinationally or with a control ROM (*more on this later*)

M

33

M

34

Input and Output

- Inputs:
 - Coin trigger
 - Refund button
 - 10 drink selectors
 - 10 pressure sensors
 - Detect if there are still drinks left
- Outputs:
 - 10 drink release latches
 - Coin refund latch



Operation of Machine

- Accepts quarters only
- All drinks are \$0.75
- Once we get the money, a drink can be selected
- If they want a refund, release any coins inserted
- No free drinks!
- No stealing money.



M

37

M

38

Building the controller

- Finite State Machine
 - An abstract model describing how the machine should behave under a fixed set of circumstances (i.e. finite states)
 - Remember how many coins have been put in the machine and what inputs are acceptable
- Read-Only Memory (ROM)
 - A cheaper way of implementing combinational logic
 - Define the outputs and state transitions
- Custom combinational circuits
 - Reduce the size (and therefore cost) of the controller

Finite State Machines

- A Finite State Machine (FSM) consists of:
 - K states: $S = \{s_1, s_2, \dots, s_k\}$, s_1 is initial state
 - N inputs: $I = \{i_1, i_2, \dots, i_n\}$
 - M outputs: $O = \{o_1, o_2, \dots, o_m\}$
 - Transition function $T(S, I)$ mapping each current state and input to next state
 - Output Function $P(S)$ or $P(S, I)$ specifies output
 - $P(S)$ is a Moore Machine
 - $P(S, I)$ is a Mealy Machine


FSM for Vending Machine



M Live Poll + Q&A: [slido.com #eecs370](https://slido.com/#eecs370)

40


Implementing an FSM



41

Implementing an FSM

- Let's see how cheap we can build this vending machine controller!
- [Jameco.com](#) sells electronic chips we can use
 - D-Flip-flops: \$3, includes several in one package
- For custom combinational circuits, would need to design and send to a fabrication facility
 - Thousands or millions of dollars!!
 - Alternative?





42

Implementing Combinational Logic

If I have a truth table:

- Either implement this using combinational logic:



- ...or literally just store the entire truth table in a memory and "index" it by treating the input as a number!

- Can be implemented cheaply using "Read Only Memories", or "ROMS"


ROMs and PROMs




- Read Only Memory (ROM)
 - Array of memory values that are constant
 - Non-volatile (doesn't need constant power to save values)
- Programmable Read Only Memory
 - Array of memory values that can be written exactly once
- Electrically Erasable PROM (EEPROM)
 - Can write to memory, deploy in field
 - Use special hardware to reset bits if need to update
- 256 KBs of EEPROM costs ~\$10 on Jameco
 - Much better than spending thousands on design costs unless we're gonna make tons of these

43

8-entry 4-bit ROM




8-entry 4-bit ROM



44

8-entry 4-bit ROM



45

Poll: What's the formula for size of ROM needed?

46

M

47

Aside: Other Memories

- Static RAM (random access memory)
 - Built from sequential circuits
 - Takes 4-6 transistors to store 1 bit
 - Fast access (< 1 ns access possible)
- Dynamic RAM
 - Built using a single transistor and a capacitor
 - 1's must be refreshed often to retain value
 - Slower access than static RAM
 - Much more dense layout than static RAM
- Both require constant power, or they will lose their data (i.e. are **volatile**)
- These will be used to build computer memory hierarchies (later in class)



M

48


Implementing Combinational Logic

- Custom logic
 - Pros:
 - Can optimize the number of gates used
 - Cons:
 - Can be expensive / time consuming to make custom logic circuits
- Lookup table:
 - Pros:
 - Programmable ROMs (Read-Only Memories) are very cheap and can be programmed very quickly
 - Cons:
 - Size requirement grows exponentially with number of inputs (adding one just more bit **doubles** the storage requirements!)

M

49

Controller Design So far



M

50

ROM for Vending Machine

Size of ROM is (# of ROM entries * size of each entry)

- # of ROM entries = $2^{\text{input_size}} = 2^{24}$
- Size of each entry = output size = 13 bits

We need 2^{24} entry, 13 bit ROM memories

- **218,103,808 bits of ROM (26 MB)**
- Biggest ROM I could find on Jameco was 4 MB @ \$6
 - Need 7 of these at \$42??
- Let's see if we can do better

M

51

Reducing the ROM needed

- Idea: let's do a hybrid between combinational logic and a lookup table
 - Use basic hardware (AND / OR) gates where we can, and a ROM for everything more complicated
 - AND / OR gates are mass producible & cheap!
 - ~\$0.15 each on Jameco



M

52


Reducing the ROM needed

- Observation: overall logic doesn't really need to distinguish between **which** button was pressed
 - That's only relevant for choosing **which** latch is released, but overall logic is the same
- Replace 10 selector inputs and 10 pressure inputs with a **single** bit input (drink selected)
 - Use drink selection input to specify which drink release latch to activate
 - Only allow trigger if pressure sensor indicates that there is a bottle in that selection. (10 2-bit ANDs)

M

53

Putting it all together



M

54

Total cost of our controller

- Now:
 - 2 current state bits + 3 input bits (5 bit ROM address)
 - 2 next state bits + 2 control trigger bits (4 bit memory)
 - $2^5 \times 4 = 128$ bit ROM
 - 1-millionth size of our 26 MB ROM
- Total cost on Jameco:
 - Flip-flops to store state: \$3
 - ROM to implement logic: \$3
 - AND/OR gates: \$5
 - **Total: \$11**
- Could probably do a lot cheaper if we buy in bulk

M

55