EECS 370 - Lecture 12

Multi-cycle + Introduction to **Pipelining**




Review: What's Wrong with Single-Cycle?


- All instructions run at the speed of the slowest instruction.
- Adding a long instruction can hurt performance
 - What if you wanted to include multiply?
- You cannot reuse any parts of the processor
 - We have 3 different adders to calculate PC+1, PC+1+offset and the ALU
- No benefit in making the common case fast
 - Since every instruction runs at the slowest instruction speed
 - This is particularly important for loads as we will see later




Poll and Q&A Link









State 3: Add cycle 4





Return to State 0: Fetch cycle to execute the next instruction








What about the transition from state 1?

























Return to State 0: Fetch cycle to execute the next instruction




Control Rom (sw cycles 3 and 4) 4 × 16 Decoder MUXrdata Reg_{en} MUX_{alu1} MUX_{alu2} MUX_{alu2}

Return to State 0: Fetch cycle to execute the next instruction




State 11: beq cycle 3


Output: Control Signals








State 12: beq cycle 4



Control Rom (beq cycle 4)





Single vs Multi-cycle Performance

1 ns - Register File read/write time

2 ns - ALU/adder

2 ns - memory access

0 ns - MUX, PC access, sign extend,

Assuming the above delays, what is the best cycle time that the LC2k multi-cycle datapath could achieve? Single cycle?

2. Assuming the above delays, for a program consisting of 25 LW, 10 SW, 45 ADD, and 20 BEQ, which is faster?

SC: 100 cycles * 8 ns = 800 ns

Single and Multi-cycle performance

- Wait, multi-cycle is worse??
- For our ISA, most instructions take about the same time
- Multi-cycle shines when some instructions take much longer
- E.g. if we add a long latency instruction like multiply:
 - Let's say operation takes 10 ns, but could be split into 5 stages of 2 ns
 - SC: clock period = 16 ns, performance is 1600 ns
 - MC: clock period = 2 ns, performance is 850 ns



Performance Metrics – Execution time

- What we really care about in a program is execution time
 - Execution time = total instructions executed X CPI x clock period
 - The "Iron Law" of performance
- CPI = average number of clock cycles per instruction for an application
- To calculate multi-cycle CPI we need:
 - Cycles necessary for each type of instruction
 - · Mix of instructions executed in the application (dynamic instruction execution profile)


Poll: What are the units of ctions executed x CPI x clock period)?

Datapath Summary

- Single-cycle processor
 - CPI = 1 (by definition)
 - clock period = ~10 ns
- · Multi-cycle processor
 - CPI = ~4.25
 - clock period = ~2 ns
- · Better design:
 - CPI = 1

Pipelining

- clock period = ~2ns
- How??





More hordware almost sure to imprare performance Pipelining

- · Want to execute an instruction?
 - Build a processor (multi-cycle)
 - Find instructions
 - Line up instructions (1, 2, 3, ...)
 - Overlap execution
 - Cycle #1: Fetch 1
 - Cycle #2: Decode 1 Fetch 2
 - Cycle #3: ALU 1 Decode 2 Fetch 3
 - · This is called pipelining instruction execution.
 - · Used extensively for the first time on IBM 360 (1960s).
 - · CPI approaches 1.




















lw












add

Pipelined implementation of LC2K

- Break the execution of the instruction into cycles.
 - · Similar to the multi-cycle datapath
- Design a separate datapath stage for the execution performed during each cycle.
 - Build pipeline registers to communicate between the stages.
 - Whatever is on the left gets written onto the right during the next cycle
 - Kinda like the Instruction Register in our multi-cycle design, but we'll need one for each stage


Our new pipelined datapath



Stage 1: Fetch

- Design a datapath that can fetch an instruction from memory every cycle.
 - Use PC to index memory to read instruction
 - Increment the PC (assume no branches for now)
- Write everything needed to complete execution to the pipeline register (IF/ID)
 - The next stage will read this pipeline register





Stage 2: Decode

- Design a datapath that reads the IF/ID pipeline register, decodes instruction and reads register file (specified by regA and regB of instruction bits).
 - Decode is easy, just pass on the opcode and let later stages figure out their own control signals for the instruction.
- Write everything needed to complete execution to the pipeline register (ID/EX)
 - Pass on the offset field and both destination register specifiers (or simply pass on the whole instruction!).
 - Including PC+1 even though decode didn't use it.



Pipeline datapath — Decode stage reg Petch datapath reg Register File Data Destreg Register File WrEn Use Petch databath Letch databath Decode stage Register File WrEn Use Petch databath Letch databath Decode stage IF / ID Pipeline databath

Stage 3: Execute


- Design a datapath that performs the proper ALU operation for the instruction specified and the values present in the ID/EX pipeline register.
 - The inputs are the contents of regA and either the contents of regB or the offset field on the instruction.
 - Also, calculate PC+1+offset in case this is a branch.
- Write everything needed to complete execution to the pipeline register (EX/Mem)
 - ALU result, contents of regB and PC+1+offset
 - Instruction bits for opcode and destReg specifiers
 - Result from comparison of regA and regB contents



Stage 4: Memory Operation

- Design a datapath that performs the proper memory operation for the instruction specified and the values present in the EX/Mem pipeline register.
 - ALU result contains address for Id and st instructions.
 - Opcode bits control memory R/W and enable signals.
- Write everything needed to complete execution to the pipeline register (Mem/WB)
 - ALU result and MemData
 - Instruction bits for opcode and destReg specifiers





Stage 5: Write back

- Design a datapath that completes the execution of this instruction, writing to the register file if required.
 - Write MemData to destReg for Id instruction
 - Write ALU result to destReg for add or nor instructions.
 - Opcode bits also control register write enable signal.





