Today's Discussion



Review: What is available in our datapaths?



How do we add support for new instructions (aka processor extensions) to a processor?

2 things to consider:

- Datapath
- Control Logic

- Program Counter (PC)
- Memory
 - Separate Instruction and Data memory for Single Cycle
 - Combined (Von Neumann) Instruction + Data memory for Multi Cycle
 - Data memory has read and write capability
- Register File
- Read and write capability
- Arithmetic and Logic Unit (ALU), extra adders for single cycle
- Muxes, wires, control Logic
- For the Multi Cycle: registers to hold intermediate values

Read Reg.

Tricks with the ALU







		= =				
NOR(X, X)	==	NOR(X,	0)			
~(NOR(X, Y)) ==	~(~(X	Y))			

$$NOR(\sim X, \sim Y) == \sim (\sim X \mid \sim Y) == X \& Y$$

$$X * 2^{Y} == X << Y$$

А	_			^	

Comp	onents	used	by	each	ı O	pcod	е

m. Access	Write PC	Write Reg.
		V
		~
Read)		~
Write)		

auu						
nor	V	~	~			~
lw	V	~	~	✓ (Read)		~
sw	V	~	~	✓ (Write)		
beq	V	~	✓ x2		~	
jalr	V	~			~	~
noop	V					

Data M




- Simplified logic since there is 1 cycle per instruction
- If we need a component twice, we must duplicate it

For Multi Cycle:


- 2+ cycles per instruction, must define control logic per cycle
- If we need a component twice, use it in different cycles
- Attempt to parallelize independent tasks on different components

For both: only 1 value can be on a wire in any cycle. Every wire should only have 1 input. Adding a mux allows multiple inputs

LC2K Single-Cycle Datapath 3x8










Fall 2024 9 EECS 37



Performance







Clock Period

- Single Cycle: Latency of Slowest Instruction
- Multi Cycle: Latency of Slowest <u>Cycle</u> (generally slowest datapath component)

CPI

Problem 3 Multi Cycle FSM

- Single Cycle: 1 (it's in the name)
- Multi Cycle: #Cycles/#Instructions

#Cycles

- Single Cycle: #Instructions
- Multi Cycle: #Instructions * sum over all opcodes(%opcodes*cycles for opcode)

#Cycles Per Opcode (MULTICYCLE ONLY)

- add/nor/sw/beq: 4 cycles
- lw: 5 cycles
- noop/halt: 2 cycles
- jalr: Don't worry about it

Lab Assignment Problem 2



We need to add this instruction to the single cycle datapath:

[destReg] = memory[2 * [regB]]

Each operator in the C expression will tell us which components and inputs we need.

For example, we can convert: $2 * [regB] \rightarrow [regB] + [regB]$

Our datapath allows us to add, but we can't add regB to regB!

Need to modify the inputs to fix.

EECS 370 Fall 2024 13 EECS 370 Fall 2024 1

Lab Assignment Problem 2



After modifying the datapath, we can order the steps to execute the instruction: [destReg] = memory[[regB] + [regB]]

- Fetch Instruction from Memory (ALWAYS!)
- Read registers, i.e. regB
- Add regB to regB (output wire is ALU result)
- Load memory at ALU result
- Write memory result to register, i.e. destReg

Then, you can write the control ROM for these steps.

Lab Assignment Problem 3



We need to add this instruction to the multi cycle datapath:

[regB] = -memory[[regA] + offset]

What's here or missing?

- We can fetch and read registers
- We can add regA to offset
- We can load memory at the ALU result
- We can write to regB from the ALU or memory
- Missing: we need to do ALU ops on memory and intermediate results from the ALU.
 -mem == ~(mem | 0) + 1

ECS 370 Fall 2024 15 EECS 370 Fall 2024

State 0: **Fetch** Noop goes back to fetch (state 0) after cycle decode (state 1) Halt stops in decode (state 1) cycle 3 cycle 3 cycle3 cycle3 _Δ 6 cvcle 4 cycle4 cycle4 lw cycle5

On the exam, you will be expected to:

- Parse the instruction
- Define steps & cycles
- Modify the datapath
- Write the control ROM

CS 370 Fall 202