Review of Caching — Store a Subset of Commonly Used Data from Memory

From memory to cache visual




It is possible to create small amounts of fast memory (SRAM)

Create a small working space of SRAM

Only have to read from slow memory (DRAM) when transferring data to our cache (SRAM)

Anytime we need data, go down a level in our memory hierarchy





Example: The Size and Number of Blocks



Example: Where Do the Blocks End Up?



1 0 0 1 1 1 0 1 0 1 0 1 0 1

For this problem, our byte-addressable processor uses 16-bit addresses with 4 bits for the block offset and the remaining 12 bits for the tag.

How big are each of our blocks in the cache?

4 block offset bits $\rightarrow 2^4$ B per block = **16B per block**

How many blocks can our cache fit if it has 128B of data storage?

128B cache / 16B per block = 8 blocks



Imagine an 8-bit, byte-addressable architecture.

We are testing 3 different 8B caches with the following specification:

Cache #1: Fully-Associative, 2B blocks Cache #2: 2-way Set-Associative, 2B blocks Cache #3: Direct-Mapped, 2B blocks

Where does the read to **0b1001 0111** end up in each of our caches?


Assume the cache is initially empty.


Example: Where Do the Blocks End Up?



Project 4: Partition the Blocks Array into Sets









Block Block Block Fully Associative - All 1 set, check all indices

Set associative - some blocks in a set, check Recommendation: Use multiplication/left shift with your cache parameters (Blocks per set) and

Direct Mapped - Each block is a set, check 1 index

set bits to figure out start and end indices for each

Write-Through Caches Ensure Memory Coherence



Write-Back Caches Reduce Memory Writes



In a write-through cache, any write is also sent off to memory


This ensures memory always holds the correct values, helpful if multiple

processes are reading from memory



In a write-back cache, we only write to memory when evicting dirty cache

This minimizes the number of writes we perform (but maybe not the number of bytes written)



address	data
0xF5	0xB6
0xF6	0x56
0×F7	0x78
0xF8	0×DE
0xF9	0xAD

9 EECS 370

Review: Writes



Fall 2024 11 EECS 3

b		Write-Back	Write-Through
Š	Hit?	Write Cache	Write to Cache + Memory
-	Miss?	Write to Memory	Write to Memory
2	Replace block?	If evicted block is dirty,	Do Nothing

		Write-Back	Write-Through
	Hit?	Write Cache	Write to Cache + Memory
Allocate	Miss?	Read from Memory to Cache, Allocate to LRU block Write to Cache	Read from Memory to Cache, Allocate to LRU block Write to Cache + Memory
	Replace block?	If evicted block is dirty, write to Memory	Do Nothing

Important Formulas

Block Offset Bits = log₂(Block Size)

Set Index Bits = log₂(#Sets)

Tag Bits = Address Size - (Set Index Bits + Block Offset Bits)

Address Size = log₂(Size of Memory)

Cache Size = #Cache Blocks * Block Size

#Cache Blocks = #Cache Lines = #Sets * #BlocksPerSet

#BlocksPerSet = #Ways = Associativity

LRU Bits = log₂(#BlocksPerSet)

Recommendation: Understand how to derive the formulas Don't just memorize!



Right when you thought you could move on from caches and you realize they're everywhere



I HAVE NO IDEA WHAT CACHES ARE



Don't just memorize.

Don't be like Andy - ask any questions about caches since

AND ATTHIS POINT

I'M TOO AFRAID TO ASK

TOUR 2024 12