# Final Exam



EECS 370 Spring 2023: Introduction to Computer Organization

You are to abide by the University of Michigan College of Engineering Honor Code. Please sign below to signify that you have kept the honor code pledge:  I have neither given nor received aid on this exam, nor have I concealed any violations of the Honor Code.
Signature:
Name:
Uniqname:
Uniqname of person sitting to your <i>Right</i> (Write ⊥ if you are at the end of the row)
Uniqname of person sitting to your <i>Left</i> (Write L if you are at the end of the row)

### **Exam Directions:**

- You have 120 minutes to complete the exam. There are 8 questions in the exam on 13 pages (double-sided). Please flip through your exam to ensure you have all pages.
- You must show your work to be eligible for partial credit!
- Write legibly and dark enough for the scanners to read your answers.
- Write your unigname on the line provided at the top of each page.

#### **Exam Materials:**

- You are allotted **one 8.5 x 11 double-sided** note sheet to bring into the exam room.
- You are allowed to use calculators that do not have an internet connection. All other
  electronic devices, such as cell phones or anything or calculators with an internet
  connection, are strictly forbidden.

Problem	1	2	3	4	5	6	7	8
Point Value	15	12	14	12	9	12	9	17

Un	iqname:			Page 2 o	of 13		
Pr	oblem 1: Multiple Choice			15 point	ts		
	mpletely shade in the boxes with the corre "(FILL IN ALL THAT APPLY)."	ct answers. S	elect only 1 answe	r, unless specif	ied		
1.	<ul> <li>1. Which of the following are valid disadvantages of a fully-associative cache over a direct-mapped cache? (FILL IN ALL THAT APPLY) [1.5 points]</li> <li>Requires more storage needed for overhead bits</li> <li>Slower to access since tags must be compared serially (one after the other)</li> <li>Consume more power</li> <li>Result in more conflict misses</li> </ul>						
2.	<ul> <li>2. Which of the following is generally true of pipelined architectures? (FILL IN ALL THAT APPLY) [1.5 points]</li> <li>They enable multiple instructions to be executed simultaneously</li> <li>They must contain at least 5 stages</li> <li>They increase the clock frequency compared to a multi-cycle processor</li> <li>They require more storage compared to a multi-cycle processor</li> </ul>						
3.	3. For each performance optimization listed below (assume everything else is kept the same), indicate whether the performance is expected to improve by: decreasing CPI, decreasing the number of instructions fully executed, or decreasing the clock period by filling in the appropriate circle. (FILL IN ALL THAT APPLY.) (There may be multiple reasonable answers.) [0.75 points per row]:						
	Optimization Decrease Decrease # Decrease CPI instructions clock executed period						
	Introducing cache into a previous cache-less system	0	0	0			
	Switching from a static "predict-not-taken" branch predictor to a	0	0	0			

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

Converting a single-cycle machine into a 5-stage pipeline

Switching from avoidance to detect-and-forward to handle data

hazards

Unigname:	Page 3 of 13
Originatio:	i age 3 or 13

4. Consider 4 segments of code below:

<pre>int sum_array(int *a, int M) {   int sum=0;   for(int i=0; i<m; +="a[i];" i++)="" pre="" return="" sum="" sum;="" }<=""></m;></pre>	<pre>void add_matrix_row(int **a,</pre>
<pre>int sample_array(int *a, int M,</pre>	<pre>void add_matrix_col(int **a,</pre>

Assume all variables except array elements are stored in registers. Which of the following do we expect to be true considering a 1 KB fully-associative cache with 64 byte blocks (assuming array sizes M and N and sample size s are much larger than the number of bytes in the cache)? (FILL IN ALL THAT APPLY) [3 points]

sum_array will have a higher hit rate than add_matrix_col
add_matrix_col will have a higher hit rate than add_matrix_row
sum_array will have a higher hit rate than sample_array
sample_array will have a higher hit rate than add_matrix_col

5. Select which type of page table best describes each situation. [0.5 points per row]

Statement	Single-level	Multi-level
page tables are expected to provide translations with lower latency	0	0
page tables are expected to require less memory in the worst case	0	0
page tables are expected to require less memory in the typical case	0	0

6.	What is the primary reason for including a translation lookaside buffer (TLB) in modern systems, as opposed to directly accessing a page table? [1.5 points]  To allow multiple processes to share the L1 cache  To decrease the average latency of instructions  To ensure a process does not access memory outside of its address space  To enable more accurate translation from virtual addresses to physical addresses
7.	Which of the following are defined as part of an ISA? (FILL IN ALL THAT APPLY) [1.5 points]
	☐ Number of registers
	☐ Size of the cache
	☐ Virtual address size
	☐ Physical address size
	☐ Whether a register is caller/callee saved
	☐ Whether page tables are single-level vs multi-level
8.	Which of the following are advantages of the detect-and-stall scheme over avoidance
	regarding data hazards? (FILL IN ALL THAT APPLY) [1.5 points]
	<ul> <li>Detect-and-stall reduces the number of stalls due to data hazards when executing a program</li> </ul>
	☐ Detect-and-stall preserves backwards compatibility of programs on new processors
	<ul> <li>Detect-and-stall reduces hardware complexity</li> <li>Detect-and-stall programs generally have fewer misses in the instruction cache</li> </ul>
	☐ None of the above
	- Notic of the above

Page 4 of 13

Uniqname: \_\_\_\_\_

Jnigname:	Page 5 of 13
migrianie.	rage 5 01 13

## Problem 2: Shortest Sequences of them All

12 points

Consider three cache designs:

- A. A 256 byte direct-mapped cache with 16 byte blocks
- B. A 256 byte direct-mapped cache with 32 byte blocks
- C. A 256 byte 2-way associative cache with 16 byte blocks
- 1. Provide the shortest sequence of memory addresses which would result in a miss in cache A, but a hit in cache B (provide your answer in hex). [4 points]

2. Provide the shortest sequence of memory addresses which would result in a miss in cache A, but a hit in cache C (provide your answer in hex). [4 points]

3. Provide the shortest sequence of memory addresses which would result in a miss in cache C, but a hit in cache A (provide your answer in hex). [4 points]

Inic	name:		
	aname.		

Page 6 of 13

### Problem 3: The \$ is Write

14 points

```
1  double data[16];  // Doubles are 8 Bytes
2  for(unsigned int i = 0; i < 8; i++) {
3     data[i * 2] = data[i + 8];
4  }</pre>
```

Consider a 64 B fully-associative data cache with a block size of 16 B and a write-back, no-allocate-on-write policy. Evictions are based on true LRU policy. There are 256 B of memory. Assume that data begins at address 0, and that only data is cached. Answer the questions below and show your work for all parts.

1. How many overhead bits are there for one cache line? [2 points]

#Bits:			

2. Fill in the table to indicate the number of occurrences of each type of access. [4 points]

	Reads	Writes
Hits		
Misses		

3. How many bytes are transferred from memory to the cache? [2 points]

#Bytes:		
---------	--	--

4. How many bytes are written to memory? Assume all dirty blocks are written back into memory at program halt. [3 points]

<b>#Bytes:</b>	
_	

5. Given a 1 ns access time for cache and a 100 ns access time for memory, what is the average access time latency over the execution of this code block assuming that the cache is always accessed before memory? Include the writeback of dirty blocks at program halt. [3 points]

Avg Latency	(ns):
-------------	-------

Unigname:		

Page 7 of 13

# Problem 4: C'ing Clearly

12 points

Consider a byte-addressable architecture with the following data cache:

Cache size: 64 bytes

Block size: 16 bytes

Associativity: 2 way set-associative

Assume that the cache is initially empty, and uses true LRU replacement policy. Way-0 is chosen when the set is empty.

1. Say a program makes a series of memory accesses (in column "Reference" below). Identify whether each access is a: *Hit, Compulsory Miss, Capacity Miss, or Conflict Miss*. The other columns in the table are for your convenience. Block offsets are **bolded** for simplicity. [9 points]

Row	Reference	Binary reference	Set	Way	Hit or Miss Type
А	0x92 <b>E</b>	0b1001 0010 <b>1110</b>	0	0	Compulsory Miss
В	0xA2 <b>C</b>	0b1010 0010 <b>1100</b>			
С	0xA3 <b>7</b>	0b1010 0011 <b>0111</b>			
D	0x34 <b>6</b>	0b0011 0100 <b>0110</b>			
E	0x92 <b>6</b>	0b1001 0010 <b>0110</b>			
F	0x01 <b>0</b>	0b0000 0001 <b>0000</b>			
G	0xA2 <b>5</b>	0b1010 0010 <b>0101</b>			
Н	0x92 <b>8</b>	0b1001 0010 <b>1000</b>			

2. Say then that we made a new cache with the same cache size and associativity (2-way), but a block size of 32 bytes. Which one of the memory accesses above would become a hit?

HINT: With the size change, how many sets are there?

List only the row letter [3 points]:	List only	the row	letter /	'3 points1:	
--------------------------------------	-----------	---------	----------	-------------	--

Jnigname:	Page 8 of 13
Jiiiqiiaiiic	Page our is

### Problem 5: 0xBEEF on the Tables

## 9 points

Consider a system that implements virtual memory with the following specifications:

- 16 bit virtual address
- 4KB of RAM
- 16 B pages
- Initially empty 3 level page table
- Each page table takes up 2 pages and is aligned to a page boundary
- 2 B page table entries
- Initially empty TLB with 2 entries and an LRU eviction scheme

To get some insight into this system's performance, a benchmark is executed. The following virtual memory addresses are accessed during this run, in the following order:

0xDEAD 0xBEEF 0xDEA1

0x1234

0xBEAD

0xBDA0

Answer the following questions about memory use during this run. Show your work for each part.

1. How many page tables are allocated across ALL levels if no page tables are in memory initially? [3 points]

#Tables: \_\_\_\_\_

2. How many TLB accesses result in a hit? [3 points]

#Hits: \_\_\_\_\_

3. How many page faults are generated from these accesses? [3 points]

#Faults: \_\_\_\_\_

Uniqname:							

Page 9 of 13

# Problem 6: Addressing Performance

# 12 points

You are working with a system that implements virtual memory with the following specifications:

- Single level page table
- 16 bit virtual address

- 16B page size
- 64B physical memory

For performance, you are considering adding a cache with the following characteristics:

- Fully associative
- 4 lines

8B block size

The components available to you have the following delays. Assume components are accessed serially, and data is sent to the processor immediately upon retrieval with no added delay to update state of components.

Disk:

1000 ns

Cache:

10

ns

Memory:

100

TLB:

1

ns

To decide whether you should make this cache virtually or physically addressable, you come up with a set of addresses that a single running process may access.

Suppose this is the initial state of the system, and **does not change** during process execution:

TLB:

VPN	PPN
0xDEA	0x1
0x123	0x3

Cache:

Valid	Start VA / PA of Block (shown instead of tag)
1	0x5668 / 0x08
0	0x1230 / 0x30
1	0xDEA8 / 0x18
0	0xDCB0 / 0x20

Memory:

PPN	VPN
0x0	Reserved for OS
0x1	0xDEA
0x2	0xBEE
0x3	0x123

Consider these virtual addresses accessed by the process:

0xDEAD

0xBEEF

0x1234

0xABCD

1. How long will the above accesses take with no cache installed? [3 points, show work]

Total time (ns): \_\_\_\_\_

2. How long will the above accesses take with a virtually addressed cache? [4 points, show work]

Total time (ns): \_\_\_\_\_

3. How long will the above accesses take with a physically addressed cache? [5 points, show work]

Total time (ns): \_\_\_\_

# Problem 7: Predicting the Predictors

9 Points

A C program has three branches. Their outcomes during execution are listed below (note B2 and B3 have fewer executions than B1):

B1	NT	NT	NT	NT	NT	Т
B2	NT	Т	NT	Т	NT	
В3	Т	Т	Т	Т	Т	

1. Assume static prediction, where a compiler decides whether a branch is predicted **always** T or NT. Determine the optimal prediction (assuming perfect knowledge of the branch outcomes) and corresponding misprediction rate (reported as a fraction) for the above execution. [1 point per column]

	B1	B2	В3
T or NT?			
Misprediction rate			

2. Assume each branch is dynamically predicted using a local **2-bit saturating counter** for each branch. Assume counters are initialized to **weakly not taken**. Determine mispredictions. [2 points per box]

	B1	B2	В3
Misprediction rate			


Unigname:	Page 11 of 13
	1 ago 11 of 10

## **Problem 8: Trimming the Branches**

### 17 points

Consider the 5-stage pipeline discussed in lecture which supports internal forwarding in the register file, detect-and-forward for data hazards, and speculate-and-squash (predicting not taken) for control hazards.

A recent breakthrough in the logic required for 32-bit equality comparison has allowed an opportunity to reduce the penalty for mispredicted branches. A new version of the pipeline has been proposed that adds this "Fast Equality Test" to the decode stage, and also moves the branch target calculation to the decode stage.



This allows some branches to be resolved in the decode stage. The problem is that any beq with a data hazard (i.e. that compares a forwarded value) cannot be resolved in the decode stage. In such cases, the comparison is done in the execute stage (as in the base pipeline), but now the PC update is also done in the EX stage. The logic necessary for these changes is reflected in the above diagram. See reference packet for larger, color version.

1. For the following LC2K assembly programs, list how many total noops would be inserted by the hardware for stalls + squashes. For each program, assume the initial register state below, which results in all branches being taken: [1.5 points each]

Register	0	1	2	3
Initial Value	0	3	18	9

#### Benchmark 1:

add 3 3 3 beq 3 1 end end halt
data .fill 18

#### Benchmark 2:

lw beq	0 2	1 1	data end	
halt .fill	18			

### # of noops: \_\_\_\_\_

#### Benchmark 3:

end	lw lw beq	0 1 2	1 3 1	data 2 end	
end data	halt .fill	18			

### # of noops: \_\_\_\_\_

### Benchmark 4:

end	lw add beq halt	0 1 2	1 0 1	data 2 end	
data		18			

#### # of noops: \_\_\_\_\_

#### Benchmark 5:

	add	0	0	2	
	add	1	1	1	
	add	3	3	3	
	beq	2	0	end	
end	halt				

### # of noops: \_\_\_\_\_

#### Benchmark 6:

DCHOH	mank o.				
	add	1	1	1	
	add	0	0	2	
	add	3	3	3	
	beq	2	0	end	
end	halt				

•••	•				
#	Λt	no	ops	•	
π	VI.	$\mathbf{I}$	uus		

••	•			
#	∩t.	n	go	. 9
$\boldsymbol{\pi}$	VI.	110	JUL	<i>,</i> 3.

Unigname:
-----------

2. Consider a shortened version of the project 1 spec example test case below:

	lw	0	1	two	load reg1 with 2
	lw	0	2	neg1	load reg2 with -1
start	add	1	2	1	decrement reg1
	beq	0	1	done	goto end of program when r1==0
	beq	0	0	start	go back to loop beginning
	noop				
done	halt				end of program
two	.fill	2			
neg1	.fill	-1			

For certain cycles in the above code, the pipeline with have a branch in both the ID and EX stages. If the branches in both stages compute that the register values are equal and the branches should be taken, which stage should be prioritized? What would happen in the above code if the priority was reversed? [3 points]

- 3. Consider the following benchmark of 800 instructions:
  - 35% of instructions are adds
  - 10% of instructions are nors
  - 5% of instructions are sws
  - 5% of instructions are noops or halt
  - 25% of instructions are begs

- 20% of instructions are lws
  - 40% of lws are immediately followed by a dependent instruction.
- 40% of begs can be resolved in the ID stage on the new design
  - 50% of these are taken
- The other 60% cannot
  - 20% of these are taken

What is the CPI of the benchmark on the original and on the new pipelines? [5 points]

Original CPI:	New CPI:	
• · · · · · · · · · · · · · · · · · · ·		

This page intentionally left blank. You may use this for scratch work, but not graded work!