
EECS 370 Multi-Level Page Tables





Reminder: Page tables

Virtual address = 0x000040F3



Physical address = 0x020C00F3



Poll and Q&A Link



Agenda

- Motivation for Multi-level Page Tables
- Example architecture
- Class Problem: 32bit Intel x86
- Class Problem: Multi-Level VM Design
- VM Miscellanea

Size of the page table

- How big is a page table entry?
 - · For 32-bit virtual address:
 - If the machine can support 1GB = 2³⁰ bytes of <u>physical</u> memory and we use pages of size
 - then the physical page number is 30-12 = 18 bits. Plus another valid bit + other useful stuff (read only, dirty, etc.)

 - Let say about 3 bytes.
- How many entries in the page table?
 - · 1 entry per virtual page
 - ARM virtual address is 32 bits 12 bit page offset = 20
 - Total number of virtual pages = 2^{20}
- Total size of page table = Number of virtual pages
 - * Size of each page table entry
 - = $2^{20 \times 3}$ bytes ~ 3 MB

How can you organize the page table?

- 1. Single-level page table occupies continuous region in physical memory
 - Previous example always takes 3MB regardless of how much virtual



How can you organize the page table?

- 2. Option 2: Use a multi-level page table
 - 1st level page table (much smaller!) holds addresses 2nd level page tables
 - 2nd level page tables hold translation info, or 3rd level page tables if we wanna go deeper
 - Only allocate space for 2nd level page tables that are used

\dashv
\dashv
_
of
of
of

valid	2 nd level page table
1	0x1000


Multi-Level Page Table

- Only allocate second (and later) page tables when needed
- Program starts: everything is invalid, only first level is allocated




· As we access more, second level page tables are allocated


Hierarchical page table




Agenda

- Motivation for Multi-level Page Tables
- Example architecture
- Class Problem: 32bit Intel x86
- Class Problem: Multi-Level VM Design
- VM Miscellanea






- How many bits in the virtual 1st level offset field? 10
- 10 • How many bits in the virtual 2nd level offset field? 12 • How many bits in the page offset?
- 210=1024 • How many entries in the 1st level page table?




11

Hierarchical page table – 32bit Intel x86




- Let's say physical address size + overhead bits is 4 bytes per entry
- Total size of 1st level page table
 - 4 bytes * 1024 entries = 4 KB



Hierarchical page table

- How many entries in the 2nd level of the page table?
 - 2¹⁰ = 1024
- How many bytes for each VPN in a 2nd level table?
 - · Let's round up to 4 bytes



Hierarchical page table - 32bit Intel x86

	1 st level offset	2 nd level offset	Page offset	address
	31	21	11	
• How n	nany bits in the virtu	al 1st level offset field	?	10
 How many bits in the virtual 2nd level offset field? 				
• How n	nany bits in the page	offset?		12
• How n	nany entries in the 15	t level page table?		210=1024
• How n	nany bytes for each ϵ	entry in the 1st level p	age table?	4
	•	nd level of the page ta		210=1024
• How n	nany bytes for each e	entry in a 2 nd level tab	ole?	~4
What is the total size of the page table?				
				4K+n*4K

(here n is number of valid entries in the 1st level page table)

Agenda

- Motivation for Multi-level Page Tables
- Example architecture
- Class Problem: 32bit Intel x86
- Class Problem: Multi-Level VM Design
- VM Miscellanea

Poll

■ Virtual

Class Problem (32 bit x86)

- What is the least amount of memory that could be used? When would this happen?
- What is the most memory that could be used? When would this happen?
- How much memory is used for this memory access pattern: 0x00000ABC 0x00000ABD
- 0x10000ABC
- 0x20000ABC
- How much memory if we used a single-level page table with 4KB pages? Assume entries are rounded to the nearest word (4B)

Class Problem (32 bit x86)

- What is the least amount of memory that could be used? When would this happen?
 - 4KB for 1st level page table. Occurs when no memory has been accessed (before program runs)
- What is the most memory that could be used? When would this happen?

 - 4KB for 1st level page table + 1024*4KB for all possible 2nd level page tables
 - = 4100KB (which slightly greater than 4096KB)
 - Occurs when program uses all virtual pages (= 2²⁰ pages)





Class Problem (32 bit x86)

• How much memory is used for this memory access pattern:

```
0001 0000 00 00 00 00 0000
0x00000 ABC // Page fault
0x00000ABD
0x10006ABC // Page fault
0x20000ABC // Page fault
```

• 4KB for 1st level page table + 3*4KB for each 2L page table = 16 KB

Agenda


- Motivation for Multi-level Page Tables
- Example architecture
- Class Problem: 32bit Intel x86
- Class Problem: Multi-Level VM Design
- VM Miscellanea



Class Problem – Multi-level VM [24-17=7

- Design a two-level virtual memory system of a byte addressable processor with 24-bit long addresses. No cache in the system.
 256Kbytes of memory installed, and no additional memory can be
 - Virtual memory page: 512 Bytes. Each page table entry must be an integer number of bytes, and must be the smallest size required to fit the physical page number + 1 bit to mark valid-entry
- · Compute:

 - Number of entries in each 2nd level page table; nund: 2B Number of virtual address bits used to index the 2nd level page table:
 - Number of virtual address bits used to index the 1st level page table;
 - Size of the 1st level page table.



Class Problem – Multi-level VM

Page Offset: 9 bits (512B page size) Physical address = (18b (256KB Mem size) Physical page number = 18b (256KB mem size) - 9b (offset) Physical page number = 9b Page offset = 9b 2nd level page table entry size: 9b (physical page number) + 1b =~ 2 bytes 2nd level page table fits exactly in 1 page #entries in 2nd level page table is 512 bytes / 2 bytes = 256 #entries in 2nd level page table = 256 →Virtual page bits = 8b Virtual 1st level page bits = 24 - 8 - 9 = 7b1st level page table size = 2^7 * 3 bytes = 384B

1st level = 7b 2nd level = 8b Page offset = 9b

Virtual address = 24b

Agenda

- Motivation for Multi-level Page Tables
- Example architecture
- Class Problem: 32bit Intel x86
- Class Problem: Multi-Level VM Design
- VM Miscellanea

Page Replacement Strategies

- Page table indirection enables a fully associative mapping between virtual and physical pages.
- How do we implement LRU in OS?
 - $\bullet\,$ True LRU is expensive, but LRU is a heuristic anyway, so approximating LRU is
 - Keep a "accessed" bit per page, cleared occasionally by the operating system. Then pick any "unaccessed" page to evict

Other VM Translation Functions

- · Page data location
 - · Physical memory, disk, uninitialized data
- · Access permissions
 - · Read only pages for instructions
 - This is how your system detects segmentation faults
- · Gathering access information
 - Identifying dirty pages by tracking stores
 - Identifying accesses to help determine LRU candidate