

Review of Caching — Store a Subset of Commonly Used Data from Memory




It is possible to create small amounts of fast memory (SRAM)

Create a small working space of SRAM

Only have to read from slow memory (DRAM) when transferring data to our cache (SRAM)

Anytime we need data, go down a level in our memory hierarchy





From memory to cache visual

Notes: sets are generalization of lines - will be discussed in detail in lecture next week



Address breakdown: Cache:



Note: the graphic on this page is supposed to give a high level overview of how we go from an address to the cache- the structure of the cache (number of ways per set, number of sets, etc.) and memory address break down will depend on the parameters given to you for a cache implementation

Example: The Size and Number of Blocks



Sample 16-bit Address:

1	0	0	1	1	1	0	1	0	1	1	0	0	1	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

For this problem, our byte-addressable processor uses 16-bit addresses with 4 bits for the block offset and the remaining 12 bits for the tag.

How big are each of our blocks in the cache?

4 block offset bits $\rightarrow 2^4$ B per block = **16B per block**

How many blocks can our cache fit if it has 128B of data storage?

128B cache / 16B per block = **8 blocks**

Example: Where Do the Blocks End Up?




Imagine an 8-bit, byte-addressable architecture.

We are testing 3 different 8B caches with the following specification:


- Cache #1: Fully-Associative, 2B blocks
- Cache #2: 2-way Set-Associative, 2B blocks
- Cache #3: Direct-Mapped, 2B blocks

Where does the read to **0b1001 0111** end up in each of our caches? Assume the cache is initially empty.

Example: Where Do the Blocks End Up?



Project 4: Partition the Blocks Array into Sets




Recommendation: Use multiplication/left shift with your cache parameters (Blocks per set) and set bits to figure out start and end indices for each set.

Write-Through Caches Ensure Memory Coherence



In a write-through cache, any write is also sent off to memory

This ensures memory always holds the correct values, helpful if multiple processes are reading from memory




Write-Back Caches Reduce Memory Writes



In a write-back cache, we only write to memory when evicting dirty cache lines

This minimizes the number of writes we perform (but maybe not the number of bytes written)





Store w/ No Allocate	Write-Back		Write-Through
	Hit?	Write Cache	Write to Cache + Memory
	Miss?	Write to Memory	Write to Memory
	Replace block?	If evicted block is dirty, write to Memory	Do Nothing

Store w/ Allocate	Write-Back		Write-Through
	Hit?	Write Cache	Write to Cache + Memory
	Miss?	Read from Memory to Cache, Allocate to LRU block Write to Cache	Read from Memory to Cache, Allocate to LRU block Write to Cache + Memory
	Replace block?	If evicted block is dirty, write to Memory	Do Nothing

Important Formulas



- **Block Offset Bits** = $\log_2(\text{Block Size})$
- **Set Index Bits** = $\log_2(\#\text{Sets})$
- **Tag Bits** = $\text{Address Size} - (\text{Set Index Bits} + \text{Block Offset Bits})$
- **Address Size** = $\log_2(\text{Size of Memory})$
- **Cache Size** = $\#\text{Cache Blocks} * \text{Block Size}$
- **#Cache Blocks** = $\#\text{Cache Lines} = \#\text{Sets} * \#\text{BlocksPerSet}$
- **#BlocksPerSet** = $\#\text{Ways} = \text{Associativity}$
- **LRU Bits** = $\log_2(\#\text{BlocksPerSet})$

Recommendation: Understand how to derive the formulas
Don't just memorize!

Don't be like Andy - ask any questions about caches since they will be everywhere for the rest of the semester.

Right when you thought you could move on from caches and you realize they're everywhere

I HAVE NO IDEA WHAT CACHES ARE

AND AT THIS POINT I'M TOO AFRAID TO ASK