#### Introduction to Computer Organization - Fall 2024

#### Homework 4

Due: @11:55PM, Monday, December 9th

Name:	_Qiulin Fan	Uniqname:	_rynnefan

- 1. Submit a pdf of your typed or handwritten homework on Gradescope.
- 2. Your answers should be neat, clearly marked, and concise. Typed work is recommended, but not required unless otherwise stated. Show all your work where requested, and state any special or non-obvious assumptions you make.
- 3. You may discuss your solution methods with other students, but the solutions you submit must be your own.
- 4. **Late Homework Policy:** Submissions turned in by 1:00 am the next day will be accepted but with a 5% penalty. Assignments turned in between 1:00 am and 11:55 pm will get a 30% penalty, and any submissions made after this time will not be accepted.
- 5. When submitting your answers to Gradescope you need to indicate what page(s) each problem is on to receive credit. The grader may choose not to grade the homework if answer locations are not indicated.
- 6. After each question (or in some cases question part), we've indicated which lecture number we expect to cover the relevant material. So "(L7)" indicates that we expect to cover the material in lecture 7 (but depending on your lecture, it may have been covered later)
  - 7. The last question is a group question.
- You may do it in a homework group of up to two students including yourself (yes, you can do them by yourself if you wish).
- o If you work in a group of two for these questions, list the name of the student you worked with in your assignment. Further, we suggest that you not split these problems up but rather work on the problem as a group.
  - Turn these group questions in as part of your individual submission.
- For these questions (and these questions ONLY) you are allowed to copy/paste solutions from the other student in your homework group.
- o <u>It is an honor code violation if a student is listed as contributing who did not actually participate in working on that problem.</u>

```
For the questions below, reference the following piece of LC2K assembly code: (L15)
       lw
             0
                    1
                           pos1
                                    2:- (
      lw
             0
                    2
                           neg1
             0
                    3
      lw
                           count
                                    4= 1 nor 1=-2
      nor
             1
                    1
                           4
                                                                                        T
                    3
                           fin
                                         //beq0
loop
      bea
             0
                                                               5:-5
      nor
             3
                    3
                           5
                                                        5:-6
                                                                     5:-4
                                                         5: [
                                                                     5: 1
      nor
             4
                    5
                           5
                                                               2:0
                                                                                 5:1
             0
                    5
                                         //beq1
                                                         N
       bea
                           even
                                                                                 N
      add
             6
                    1
                           6
                                                         6:1
                                                                    6:2
                                                                                 6:1
             0
                    0
                                         //beq2
      beq
                           next
                                                         T
                                                                                 T
      add
             7
                    1
                           7
even
                                                               1.1
                           3
next
      add
             3
                    2
                                                         3:4
                                                               3:3
       beq
                    0
                           loop
                                         //beq3
                                           0000010
fin
      halt
count .fill 5
                                            11111101+1
pos1
      .fill 1
                                        -6=111 1010
       .fill -1
neg1
                                            m 600 = |
```

1. Write the sequence of branch decisions for each beq instruction. Let "taken" be denoted as "T" and "not taken" as "N". For example, a beq that is taken twice and then not taken once would have a sequence TTN. [4]

beq0	NNNHNT	
beq1	NTNTN	
beq2	TTT	
beq3	TTTTT	

## 8N IIT

How many extra cycles are added due to the following schemes by squashes, assuming the 5-stage pipeline from lecture? Show your work.

2. Speculate and Squash: Predict always taken [2]

3. Speculate and Squash: Predict backwards taken, forwards not taken [3]

+18 cycles in total

4. Dynamic branch predictor with separate 1-bit counter for each branch: Initialized to taken [3]

5. Dynamic branch predictor with separate 2-bit counter for each branch: Initialized to strongly taken [3]

total: +18 cycles

### Problem 2: A real page turner [20 points] (L22)

Consider a 42-bit, byte-addressable system that uses virtual memory. The system has a maximum of 128 GB of physical memory installed with a page size of 8 KB.

1. How many bits are used for the page offset? How many bits are used to index into the page table(s)? [4]

2. How many virtual pages exist in the system? [4]

3. How many **physical** pages exist in the system? [4]  $2^{13} = 2^{14}$ 

table be to map all the system's virtual memory? [4]

If the system has a single-level page table with 8B entries, how large must the page

If we switch to a hierarchical page table such that each page table level must fit in a single page, how many page table levels would we need to map all of the system's virtual memory? Assume page table entries are still 8B each. [4]

each page; 
$$8 \text{ kB} \implies \text{has } 8 \times 2^{10}/8 = 2^{10} \text{ entries}$$

So the ith lad pages on fill a total of  $2^{10(i-1)} \times 8 \text{ kB}$ 
 $2^{10 \times 2^{13}} < 2^{29}$ ,  $2^{10 \times 3^{13}} > 2^{29}$ 

So we need 3 levels

### Problem 3: Miss Me With That [20 points] (L20)

Consider a byte-addressable system which includes a cache with the following specifications:

• 2-Way Set-Associativity

• Block Size: 8 bytes 23 [

• Cache Size: 32 bytes

• LRU replacement policy



Given the following sequence of cache accesses, <u>determine whether each access is a hit or a</u>

<u>miss and then classify each of the misses as one of compulsory, capacity, or conflict.</u>

Additionally, break down each address to <u>show the tag and set index</u> in order to help see what is in the cache. The last three columns are optional.

O	Address	Tag (Binary)	Set Index	Hit / Miss?	Type (N/A if Hit)	Infinite Cache	Fully Associative	Set Associative
000	0x3B	<b>0011</b>  1 011	1	Miss	Compulsory	x 3	00111 ×	Х
1000		0100	Ď	Miss	Compulsory	X 3	blazo X Doffi	Х
0 010	<b>&gt;</b>	0000	D	Miss	Compulson	*	00 (()	×
0 000	0x5B 000   0	0101	1	Miss	Compulsory	χ	Х	
( 0 (	0x00	00 0 D	D	Hit	AIN	V	00 14 01 823 20 823 21 911	
0 00	0010       0x2F	0010	l	Miss	Computery	Х	Notes	×
0 000	0x3E	poll	1	Miss	Copacity	<b>V</b> }	0010)	X
D 0(0	0x59	1010	l	Miss	Conflict	<b>√</b> ⅓	<u></u>	X
0 000	0×69   O10	0110	1	Miss	Compulsury	X	00101	×
0 000	0×4E	0 (00	l	Miss	Compulson	χ	30(100)	<b>×</b>
0 00	0x5D 0x46	0101	1	Miss	Conflict		0110 0110	<b>X</b>
	טווטוסמות	0100	7	Hit	NIA	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
0 010	0x24 0x10 0x10	0010	٥	Miy	Compu Lsony	X 2 3	wlw X	*
	0×017   1	0000	0	Miss	Copacity		X	X

#### Problem 4: Two-level page table [20 points] (L22)

You are checking the correctness of a system with virtual memory and no caches. The system uses a 2-level page table scheme with the following partitioning for 12-bit virtual addresses:

L1 Page Table Index	L2 Page Table Index	Page Offset			
Bits 11-8	Bits 7-4	Bits 3 - 0			
4 24 = 16 endies					

The page table translates virtual addresses into physical addresses of the following form:

Physical Page Number	Page Offset		
Bits 10 - 4	Bits 3 - 0		

Each page table entry is **1 byte** wide, and it is stored in (physical) memory. The format of each page table entry is as follows:

Valid	Page		
bit	Number		
Bit 7	Bits 6 - 0		

ጊ

(Note: this implies that level-2 page tables must start at a page boundary, since we are only storing a page number in level-1 entries, rather than a full address). A snippet of the machine's physical memory is given in the next page (contents are laid out 16 bytes per row, the first entry being the lowest-order byte. For example, address 0x1 contains the byte 0xf2). You also know that the page table **base register** points to physical address **0x110**.


Translate the two virtual addresses in the next page into physical addresses. Specify the address (not the index!) of the Level 1 (L1) page table entry of interest and its value, and do the same for second-level page tables. Write "—" to indicate an invalid or unknown entry/address. [Hint: You need to use page table entry size and page table index to determine the location of a page table entry in memory !

		í ¹				
Virtual	Address	Content of	Address	Content of	Physical	Content of
Address	of L1	L1 Page	of L2	L2 Page	Address	Physical
	Page 🕇	Table Entry	Page 🕇 🕽	Table Entry		Address
	Table 🧲	6	Table			
	Entry	16000110	Entry			
0x32f	0×113	86 660	0×62	82	2f	99
0x1c6	o×III	00	)	_	_	1

+9 +f +8 +a +b +d +e +c0x0 f0 f2 a4 0x10 8c **c9** 4f 3f a3 9f 8a 0x20 af 5f 0x30 ff с6 e8 a5 3a b0 e7 4e c4 be 0x40 f2 9f 6a 9c cd1c 9e 0x50 b0 3f f9 4e e2 4a e8 1a da (82) 0x60 8f c4 d3 0x70 ff d2 ae e8 cb f8 b3 d3 bd 9c cd 0x80 с9 4f 3f 8a b9 0x90 (00) ca 0xa0 b9 b8 0b c0 ba aa 0xb0 0xc0 **c**3 b4 b5 b6 0xd0 f7 f7 0d fd db 6e dd **a**3 0xe0 с5 df 8f ad ac a1 ed ca 0xf0 d1 b3 b4 9c a0 b0 c2 ae 0x100 1f e3 0x110 a3 a2 a1 c0 0x120 6f ef b7 b0 b7 5d 6d ce aa 0x130 4a 3c

### **Problem 5: Course Surveys [5 points]**

1. Take a screenshot that shows you did at least one end-of-term course evaluation for EECS 370. We really do read all of these and that can be very useful in helping with future terms. **[5]** 



# Problem 6: I'm having cache flow problems [20 points, Group] (L19)

Consider the following access pattern: A, B, C, D, A. Assume that A, B, C and D are memory addresses each of which are in a different block of memory. Further, assume A, B, C and D are generated in a uniformly random way (each block is equally likely) and that a true LRU replacement algorithm is used. *To receive credit you must briefly show your work*.

What is the probability that the second instance of "A" will be a hit if:

1. The cache has 2 lines and is fully-associative [3].

All in one set. The C.D will occupy
the cach carroy so impossible that A is not exicted.

So Possibility of hil is 0

2. The cache has 4 lines and is fully-associative [3].



3. The cache has 2 lines and is direct-mapped [3].

B, C, D has solo possibility to be in the same set as A

So P (A hit) = PCB, C,D all in the other set)

= as<sup>3</sup> = 0.125

4. The cache has 4 lines and is direct-mapped, you may leave your answer in a fraction. [5]

$$P(A \text{ hib}) = P(B,C_1D \text{ not in some set as } A)$$

$$= 0.75^3 = \frac{3^3}{4^3} = \frac{27}{64}$$

Now, assume the access pattern is this instead: "A, B, C, C, A". Again, Assume that A, B, and C are memory addresses each of which are in a different block of memory. Further, assume A, B and C are generated in a uniformly random way (each block is equally likely) and that a true LRU replacement algorithm is used.

What is the probability that the second instance of "A" will be a hit if:

5. The cache has 2 lines and is direct-mapped [3].

6. The cache has 4 lines and is two-way set associative? [3]