


# EECS 370 - Lecture 10

## FSM and Single-Cycle Datapath

Me: Mom, can I have ?

Mom: No we have at home



## FSM and Single-Cycle Datapath

**M** Live Poll + Q&A: [slido.com #eeecs370](https://slido.com/#eeecs370)

**M** Poll and Q&A Link

2

## Agenda

- **FSM Implementation**
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
  - ADD / NOR
  - LW / SW
  - BEQ
  - JALR

## Finite State Machines

- Combine combinational logic and sequential logic
- Define a set of "states" that our machine will be in
- "Remember" what state we're in using flip-flops
- Calculate next-state and output logic using combinational logic

Note: This is very similar to Finite State Automata (FSA) from 370, but with a few differences (the input never ends, and the FSM always outputs something)


**M**

3


**M**

4

## FSM for Vending Machine



## Implementing an FSM



**M** Live Poll + Q&A: [slido.com #eeecs370](https://slido.com/#eeecs370)


5

**M**

6

## Implementing an FSM


- Let's see how cheap we can build this vending machine controller!
- [Jameco.com](#) sells electronic chips we can use
  - D-Flip-flops: \$3, includes several in one package
- For custom combinational circuits, would need to design and send to a fabrication facility
  - Thousands or millions of dollars!!
  - Alternative?



## Implementing Combinational Logic

If I have a truth table:


- I can either implement this using combinational logic:



- ...or I could literally just store the entire truth table in a memory and just "index" it by treating the input as a number!

- Can be implemented cheaply using "Read Only Memories", or "ROMS"

A	B	C	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



**M**

7

**M**

8

## Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
  - ADD / NOR
  - LW / SW
  - BEQ
  - JALR

M

9

## ROMs and PROMs




- Read Only Memory (ROM)
  - Array of memory values that are constant
  - Non-volatile (doesn't need constant power to save values)
- Programmable Read Only Memory
  - Array of memory values that can be written exactly once
- Electronically Erasable PROM (EEPROM)
  - Can write to memory, deploy in field
  - Use special hardware to reset bits if need to update
- 256 KBs of EEPROM costs ~\$10 on Jameco
  - Much better than spending thousands on design costs unless we're gonna make tons of these

M

10


### 8-entry 4-bit ROM



M

11


### 8-entry 4-bit ROM



M

12

### 8-entry 4-bit ROM



M

13

## Implementing Combinational Logic

- Custom logic
  - Pros:
    - Can optimize the number of gates used
  - Cons:
    - Can be expensive / time consuming to make custom logic circuits
- Lookup table:
  - Pros:
    - Programmable ROMs (Read-Only Memories) are very cheap and can be programmed very quickly
  - Cons:
    - Size requirement grows exponentially with number of inputs (adding one just more bit doubles the storage requirements!)

M

15


## Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
  - ADD / NOR
  - LW / SW
  - BEQ
  - JALR

M

16

## Controller Design So far



M

17

## ROM for Vending Machine

Size of ROM is (# of ROM entries \* size of each entry)

- # of ROM entries =  $2^{\text{input\_size}} = 2^{24}$

- Size of each entry = output size = 13 bits

We need  $2^{24}$  entry, 13 bit ROM memories

- 218,103,808 bits of ROM (26 MB)**

- Biggest ROM I could find on Jameco was 4 MB @ \$6

  - Need 7 of these at \$42??

  - Let's see if we can do better

## Reducing the ROM needed

- Idea: let's do a hybrid between combinational logic and a lookup table
  - Use basic hardware (AND / OR) gates where we can, and a ROM for everything more complicated
  - AND / OR gates are mass producible & cheap!
  - ~\$0.15 each on Jameco



M

18


M

19

## Reducing the ROM needed

- Observation: overall logic doesn't really need to distinguish between **which** button was pressed
  - That's only relevant for choosing **which** latch is released, but overall logic is the same
- Replace 10 selector inputs and 10 pressure inputs with a **single** bit input (drink selected)
  - Use drink selection input to specify which drink release latch to activate
  - Only allow trigger if pressure sensor indicates that there is a bottle in that selection. (10 2-bit ANDs)

## Putting it all together



M

20

M

21

## Total cost of our controller

- Now:
  - 2 current state bits + 3 input bits (5 bit ROM address)
  - 2 next state bits + 2 control trigger bits (4 bit memory)
  - $2^5 \times 4 = 128$  bit ROM
    - 1-millionth size of our 26 MB ROM
- Total cost on Jameco:
 

Flip-flops to store state:	\$3
ROM to implement logic:	\$3
AND/OR gates:	\$5
<b>Total:</b>	<b>\$11</b>
- Could probably do a lot cheaper if we buy in bulk

## Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview**
- Supporting each instruction
  - ADD / NOR
  - LW / SW
  - BEQ
  - JALR

M

22


M

24

## Single-Cycle Processor Design

- General-Purpose Processor Design
  - Fetch Instructions
  - Decode Instructions
    - Instructions are input to control ROM
  - ROM data controls movement of data
    - Incrementing PC, reading registers, ALU control
  - Clock drives it all
  - Single-cycle datapath: Each instruction completes in one clock cycle

## LC2K Datapath Implementation




M

25


26

## Building Blocks for the LC2K



Here are the pieces, go build yourself a processor!


## Control Building Blocks (1)



Connect one of the inputs to OUT based on the value of select

If (! select)  
OUT = IN1  
Else  
OUT = IN2

## Control Building Blocks (2)




Decoder activates one of the output lines based on the input

IN	OUT
210	76543210
000	00000001
001	00000010
010	00000100
011	00001000
etc.	

ROM stores preset data in each location

- Give address, get data.

## Compute Building Blocks (1)



Perform basic arithmetic functions

$$OUT = f(IN1, IN2)$$

$$EQ = (IN1 == IN2)$$


For LC2K:

f=0 is add  
f=1 is nor

For other processors, there are many more functions.

Just adds

## Compute Building Blocks (2)



Sign extend (SE) input by replicating the MSB to width of output


$$OUT(31:0) = SE(IN(15:0))$$

$$OUT(31:16) = IN(15)$$

$$OUT(15:0) = IN(15:0)$$

Useful when compute unit is wider than data

## State Building Blocks (1)



Small/fast memory to store temporary values

n entries (LC2 = 8)  
r read ports (LC2 = 2)  
w write ports (LC2 = 1)


\* Ri specifies register number to read

\* W specifies register number to write

\* D specifies data to write

Poll: How many bits are Ri and W in LC2K?

## State Building Blocks (2)




Slower storage structure to hold large amounts of stuff.

- Use 2 memories for LC2K
  - Instructions
  - Data
  - 65,536 total words


## Recap: LC2K Instruction Formats

- Tells you which bit positions mean what

- R type instructions (add '000', nor '001')



- I type instructions (lw '010', sw '011', beq '100')




## Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
  - ADD / NOR
  - LW / SW
  - BEQ
  - JALR




35

## LC2K Datapath Implementation




36

### Executing an ADD Instruction




37

### Executing an ADD Instruction on LC2K Datapath



38


### Executing a NOR Instruction



Poll: Which control bits need to be different from ADD?

39

### Executing NOR Instruction on LC2K



40


## Next Time

- Finish up single-cycle and talk about multi-cycle


## Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
  - ADD / NOR
  - LW / SW
  - BEQ
  - JALR


## Executing a LW Instruction




## Executing a LW Instruction on LC2Kx Datapath



## Executing a SW Instruction



## Executing a SW Instruction on LC2Kx Datapath



45

44

46