Lab 3 – Linker/Loader

Integration Testing Plan

CSE 3903

Spring 2023

Group: Worst Name Ever

Sade Ahmed

Jeremy Bogen

Mani Kamali

Giridhar Srikanth

Date of Submission: 04/19/2023

Table of Contents

Testing Plan	.1
Table of Contents	. 2
Introduction	.3

Introduction

The purpose of this test plan is to validate the successful integration of the simulator, the assembler, and the linker/loader. This document outlines the systematic approach to structuring the tests, ensuring that all features, error messages, and boundary conditions are covered. Since we've already done unit tests in each individual component, we've focused our testing exclusively on system tests.

System-Level Testing

Test Case:	Routine Test Case	
Input Files	In file Program.asm:	
	;234567890123456789012345678901234567890 ;labeloppppoperandsandcomments	
	, Main .ORIG .EXT Displ,V .ENT Start	
	.EXT X	
	Start JSR Displ ;Display 60 LD R1,V ;r1 <- M[V] ST R1,X ;M[X] <- r1 JSR Displ ;Display 20 TRAP x25 ;halt .END Start	
	In tile Subr.asm:	
	;Subroutine for displaying a series of lines of text ; The lines of text display a count-down, from X to 0 ; ;234567890123456789012345678901234567890	
	;labeloppppoperandsandcomments ; Mesg .ORIG .ENT Displ,X ;	
	Txt .STRZ "Value= " X .FILL #6 SavR0 .BLKW #1 SavR1 .BLKW #1 SavR7 .BLKW #1	
	; Displ ST R0,SavR0 ;save reg that will be over-writte ST R1,SavR1 ST R7,SavR7 LD R1,X ;r1 <- M[X]	en
	BRN Done ;if (r1 < 0) goto Done Loop LEA R0,Txt TRAP x22 ;Display text "Value= " LD R0,X	
	TRAP x31 ;Display value in M[X] ADD R0,R0,#-1 ST R0,X ;M[X] <- r0 BRN Done ;if (r0 < 0) goto Done JMP Loop ;goto Loop	
	Done LD R0,SavR0 ;restore registers LD R1,SavR1 LD R7,SavR7 RET	
	.END Displ	

```
In file Val.asm:
                                                 :234567890123456789012345678901234567890
                                                 ;label___opppp___operandsandcomments...
                                                         .ORIG
                                                 Data
                                                         .EXT
                                                                 Х
                                                         .ENT V
                                                         .FILL #2
                                                         TRAP x43
                                                         TRAP
                                                                 x25
                                                 Done
                                                         LD R1,=#1
                                                         .END
                                                                 Done
                                            The assembler should successfully run all
Expected Output
                                            three files and the linker should output a dot
                                            O file which should be ran into the simulator
```

```
Running assembler for ../program.asm
Running assembler for ../Subr.asm
Running assembler for ../Val.asm
[../program.asm.o, ../Subr.asm.o, ../Val.asm.o, null]
Input files: ../program.asm.o ../Subr.asm.o ../Val.asm.o
Output file: linker__output.o
Running Pass One
Please enter the initial program load address
```

```
Please enter the initial program load address
90
Pass one done
Running pass two
Pass two done
Linker done
Running simulator
Please enter 1 for Quiet mode, 2 for Trace mode, or 3 for Step mode
```

Test Case:	Boundary Test Case
<u> 1050 0450.</u>]

```
Input Files
                                            In file Program.asm:
                                              ;234567890123456789012345678901234567890
                                              ;label__opppp__operandsandcomments...
                                              Main
                                                      .ORIG
                                                      .EXT
                                                             Displ,V
                                                      .ENT
                                                             Start
                                                      .EXT
                                                             Х
                                              Start
                                                      JSR
                                                             Displ ;Display 6..0
                                                      LD
                                                             R1,V ;r1 <- M[V]
                                                      ST
                                                             R1,X ;M[X] \leftarrow r1
                                                             Displ ;Display 2..0
                                                      JSR
                                                      TRAP
                                                             x25
                                                                   ;halt
                                                             Start
                                                      . END
Expected Output
                                           There should be a pass two error
                                           thrown, since it uses an undefined
                                           external symbol
```

```
Please enter the initial program load address

90

Pass one done
Running pass two
Error: Symbol "Displ" not defined
Linker exit: -1
Running simulator
INVALID FILE CONTENTS, please try a different file that meets the requirements. Requirement failed: missin
```

Test Case:	Boundary Test Case
<u>Input Files</u>	Empty File
Expected Output	There will be an error thrown noting no empty files are allowed

```
<terminated> New_configuration [Java Application] C:\Users\user\AppData\Local\Programs\Eclip
Running assembler for ../empty_file
Error: An Empty File is NOT valid
```

Test Case:	Input lines character counts are less than 18
Input Files	Lab2EG .ORIG x30B0 .END x30B0
Expected Output	Error noting the line is not of the expected length

```
<terminated> App [Java Application] C:\Users\user\AppDa
Error: Line too short. On line 1
Line: .END x30B0
```

Test Case:	Input lines character counts are less than 18
------------	---

```
Input Files
                                                       1;2345678901234567890123456890
                                                       2; Example Program
3 .ORIG x30B0
4 count .FILL #4
                                                                          R0,msg
                                                      11 <u>msg</u>
                                                                          R0,R0,x0
R0,R0
                                                                                           ;R0 <- 0
;R0 <- xFFFF
                                                      12 Next
                                                      14
                                                                          R0,Array
                                                                                           ;M[Array] <- xF
                                                                          R0,R5,#1
                                                                                           ;M[Array+1] <=
                                                                 Scratch Space -----
                                                      22
Expected Output
                                                      Error noting ORIG operand must
                                                      have a label
```

```
<term:nated> New_configuration [Java Application] C:\Users\user\App
Running assembler for ../orig_without_label
Error: EQU and ORIG must have a label On line 4
Line: .ORIG x30B0
```

Test Case:	One File with the no Main
	Segment name

```
Input Files
                                   1;Literal world baby
                                   2 HIII
                                               .ORIG
                                                       x2
                                              .EQU
                                   3 reg0
                                                       #0
                                   4 reg01
                                              . EQU
                                                       reg0
                                              . EQU
                                   5 reg1
                                                       #1
                                   6 reg11
                                              . EQU
                                                       reg1
                                   7 Begin
                                              LD
                                                       reg0,=#1
                                              LD
                                                       reg01,=#2
                                              LD
                                                       reg1,=#3
                                                       reg11,=#4
                                              LD
                                                       Begin
                                  11
                                               .END
                                  12
Expected Output
                                  Error noting Main segment is
                                  needed
```

```
Pass one done
Running pass two
Error: Need a "Main " segment
Linker exit: -1
Running simulator
INVALID FILE CONTENTS, please try a different file that meets the requirements. Requirement failed: missing
```

Test Case:	Smallest Valid Program

```
Input Files

Input Files

I Main ORIG x30B0
2 END x30B0

Expected Output

The assembler, linker/loader, and simulator should all execute
```

```
<terminated> New_configuration [Java Application] C:\Users\user\AppData\Local\Programs\Eclipse Adoptium\jdk-17.0.4
Running pass two
Pass two done
Linker done
Running simulator
Please enter 1 for Quiet mode, 2 for Trace mode, or 3 for Step mode
1
Please enter the maximum number of instructions you'd like the program to run for
30
```