
SHOW REG
0
MAIN_CONTROL
9 RESET
13 XTAL1
12 XTAL2
40 PA0/ADC0
39 PA1/ADC1
38 PA2/ADC2
37 PA3/ADC3
36 PA4/ADC4
35 PA5/ADC5
34 PA6/ADC6
33 PA7/ADC7
1 PB0/T0/XCK
2 PB1/T1
3 PB2/AIN0/INT2
4 PB3/AIN1/OC0
5 PB4/SS
6 PB5/MOSI
7 PB6/MISO
8 PB7/SCK
22 PC0/SCL
23 PC1/SDA
24 PC2/TCK
25 PC3/TMS
26 PC4/TDO
27 PC5/TDI
28 PC6/TOSC1
29 PC7/TOSC2
14 PD0/RXD
15 PD1/TXD
16 PD2/INT0
17 PD3/INT1
18 PD4/OC1B
19 PD5/OC1A
20 PD6/ICP1
21 PD7/OC2
32 AREF
30 AVCC
ATMEGA32
0 0 1 0
1 1 1 1
0 0 1
0
0
0
Zero Flag
1
ALU
9 RESET
13 XTAL1
12 XTAL2
40 PA0/ADC0
39 PA1/ADC1
38 PA2/ADC2
37 PA3/ADC3
36 PA4/ADC4
35 PA5/ADC5
34 PA6/ADC6
33 PA7/ADC7
1 PB0/T0/XCK
2 PB1/T1
3 PB2/AIN0/INT2
4 PB3/AIN1/OC0
5 PB4/SS
6 PB5/MOSI
7 PB6/MISO
8 PB7/SCK
22 PC0/SCL
23 PC1/SDA
24 PC2/TCK
25 PC3/TMS
26 PC4/TDO
27 PC5/TDI
28 PC6/TOSC1
29 PC7/TOSC2
14 PD0/RXD
15 PD1/TXD
16 PD2/INT0
17 PD3/INT1
18 PD4/OC1B
19 PD5/OC1A
20 PD6/ICP1
21 PD7/OC2
32 AREF
30 AVCC
ATMEGA32
0 0 1
0 0 0 0