

Defect Avoidance


of defect in real cases
Analogy: Ideal vs Real clock signals



Ideal clock signal
① Sharp edges
② exact constant periods



Real clock
Quiet different!

Yield and its associated costsEffect of die size on Yield

\Rightarrow Small size : 120 dies, 109 good

\Rightarrow large " : 26 " , 15 good



dramatic decrease in yield
with larger dies

$$* \text{Die yield} = (\# \text{ of good dies}) / (\text{total } \# \text{ of dies})$$

$$* \text{Die yield} = \text{wafer yield} * [1 + (\text{Defect density} * \text{Die area}) / a]^{-a}$$

$\Rightarrow a \rightarrow 3 \sim 4$ for modern CMOS processes

\Rightarrow So, area \uparrow yield \downarrow

$$* \text{Die cost} = (\text{Cost of wafer}) / (\text{total } \# \text{ of dies} * \text{die yield})$$

$$= (\text{Cost of wafer}) * (\text{Die area} / \text{wafer area}) / (\text{Die yield})$$

Defect modeling:

Defects (Two main types)


\rightarrow Global or gross-area defects: Due to scratches, over- and under-etching

\rightarrow Local or spot defects: Due to process imperfection (extra or missing materials), effect of airborne particles.

[Not every spot defect leads to structural or parametric damage. Actual damage depends on location and size]

Two examples:


Extra-material connect pt



Empirical defect-size distribution model


⇒ Defects typically ranges from a min size (x_{min}) to a max size (x_{max}).
Defects outside this range have a negligible effect.

⇒ Defect density, $f(x) = \begin{cases} kx^{-p} & \text{for } x_{min} < x < x_{max} \\ 0 & \text{otherwise} \end{cases}$




x → defect dia
 k → normalizing constant
 p → exponent param
ranging [2, 3.5]

⇒ Component's life: Follows bathtub curve (Infant mortality, useful life, and end-of-life wearout)



[Wearout is less prominent for electronic components compared to that for mechanical components]

Survival probability for electronic components



⇒ So, we need to expose existing and latent defects that lead to infant mortality → Process of doing this is burn-in and stress testing


Burn-in and stress testing

→ For revealing defects causing infant mortality, one needs to test a component under various environmental and usage scenarios

→ An alternative to such extended testing is to expose the component to abnormally harsh conditions for accelerating exposure of defects.

⇒ Normally done under high temperature (in ovens), and thus it is named as "Burn-in".

⇒ Burn-in: Refers to harsher-than-normal treatment, including using greater loads, higher clock freq, excessive shock and vibration, etc.



components burn-in for 3 years


① \Rightarrow

[Not every spot defect leads to structural or parametric damage.
Actual damage depends on locaⁿ & size]


③

Two example

① Extra material : can connect physically proximate conductors



② Pin hole defect : Absence of dielectric material can connect conducting layers



[2]

\Rightarrow Burn in : Refers to harsher than normal treatment, including using greater loads, higher clock freq, excessive shock & vibraⁿ, etc

