

Ahsanullah University of Science & Technology

Department of Computer Science & Engineering

Course No : CSE3108
Course Title : Digital System Design Lab
Assignment No : 01

Date of Performance : 06.06.22

Date of Submission : 19.06.22

Submitted To : Dr. Md. Raqibul Hasan & Ms. Mohsena Ashraf

Submitted By-

Section: A

Group: A1_Group 3

ID: 190204002

190204003

190204012

190204021

Introduction :

The main purpose of this experiment is to design a 4-bit Arithmetic and Logical unit. from the given function table. An arithmetic logic unit (ALU) is a digital circuit used to perform arithmetic and logic operations.

In this experiment, from the given function we will generate function. For this, we will have to derive equation from the given table using the selector bits for three inputs. After simplifying the equation, we will need to implement these functions in the Proteus. Thus ALU will generate the output at the given functions.

Problem Statement :

S_2	S_1	S_0	Output	Function
0	0	0	$A_i - B_i - 1$	Subtract with Borrow
0	0	1	A_i	Transfer A
0	1	0	$A_i - 1$	Decrement A
0	1	1	$A_i + B_i - 1$	Add with Carry
1	0	X	A_i'	Complement A
1	1	X	$A_i \cdot B_i$	AND

Function Generation:

S_2	S_1	S_0	Z	X	Y	Output	Function
0	0	0	0	A_i	\bar{B}_i	$A_i - B_i - 1$	Subtract with Borrow
0	0	1	0	A_i	0	A_i	Transfer A
0	1	0	0	A_i	1	$A_i - 1$	Decrement A
0	1	1	1	A_i	B_i	$A_i + B_i + 1$	Add with Carry
1	0	X	0	\bar{A}_i	0	\bar{A}_i	Complement A
1	1	X	0	A_i, B_i	0	$A_i \cdot B_i$	AND

K-Map:

For Z,

$S_2 \backslash S_1 S_0$	$\bar{S}_1 \bar{S}_0$	$\bar{S}_1 S_0$	$S_1 \bar{S}_0$	$S_1 S_0$
\bar{S}_2	0	0	1	0
S_2	0	0	0	0

$$Z = \bar{S}_2 S_1 S_0$$

For Y,

$S_2 \backslash S_1 S_0$	$\bar{S}_1 \bar{S}_0$	$\bar{S}_1 S_0$	$S_1 \bar{S}_0$	$S_1 S_0$
\bar{S}_2	\bar{B}_i	0	B_i	1
S_2	0	0	0	0


$$\begin{aligned}
 &= \bar{S}_2 \bar{S}_1 \bar{S}_0 \bar{B}_i + \bar{S}_2 S_1 S_0 B_i + \bar{S}_2 S_1 \bar{S}_0 \cdot 1 \\
 &= \bar{S}_2 \bar{S}_1 \bar{S}_0 \bar{B}_i + \bar{S}_2 S_1 (S_0 B_i + \bar{S}_0) \\
 &= \bar{S}_2 \bar{S}_1 \bar{S}_0 \bar{B}_i + \bar{S}_2 S_1 (\bar{S}_0 + B_i) \\
 &= \bar{S}_2 \bar{S}_1 \bar{S}_0 \bar{B}_i + \bar{S}_2 S_1 \bar{S}_0 + \bar{S}_2 S_1 S_0 B_i \\
 &= \bar{S}_2 A_i + \bar{S}_2 (\bar{S}_1 \bar{A}_i + S_1 A_i B_i)
 \end{aligned}$$

$$\begin{aligned}
 &= \bar{S}_2 (\bar{S}_1 \bar{S}_0 \bar{B}_1 + S_1 \bar{S}_0 + S_1 \bar{S}_0 B_1) \\
 &= \bar{S}_2 (\bar{S}_1 \bar{S}_0 \bar{B}_1 + S_1 \bar{S}_0 (1 + B_1)) \\
 &= \bar{S}_2 (\bar{S}_1 \bar{S}_0 \bar{B}_1 + S_1 \bar{S}_0)
 \end{aligned}$$

For X ,

$S_2 \backslash S_1 S_0$	$\bar{S}_1 \bar{S}_0$	$\bar{S}_1 S_0$	$S_1 \bar{S}_0$	$S_1 S_0$
S_2	A_1	A_1	A_1	A_1
\bar{S}_2	\bar{A}_1	X	X	$A_1 B_1$

$$\begin{aligned}
 X &= \bar{S}_2 A_1 + S_2 \bar{S}_1 \bar{A}_1 + S_2 S_1 A_1 B_1 \\
 &= \bar{S}_2 A_1 + S_2 (\bar{S}_1 \bar{A}_1 + S_1 A_1 B_1)
 \end{aligned}$$



Equipment and Budget:

IC Number	Gate	Piece (IC)	Price (Each)	Price (Total)
IC 7404	NOT	2	25	50
IC 7408	2 Input AND	12	20	240
IC 7432	2 Input OR	4	25	100
IC 7486	2 Input XOR	2	23	46
Breadboard		1	165	165

Total Cost = 601 .

Result:

For subtracting with borrow operation >>

Input											Output				
s_2	s_1	s_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	Car	F_3	F_2	F_1	F_0
			0	1	0	1	0	0	1	0	1	0	0	1	0
0	0	0	1	0	0	1	0	1	0	0	1	0	1	0	0
			1	1	0	0	1	0	0	0	1	0	0	1	1

For transfer A operation:

Input											Output				
s_2	s_1	s_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	Car	F_3	F_2	F_1	F_0
			0	1	0	1	0	0	0	0	0	0	1	0	1
0	0	1	1	0	0	1	0	0	0	0	0	1	0	0	1
			1	1	0	0	0	0	0	0	0	1	1	0	0

For decrement operation:

Input											Output				
s_2	s_1	s_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	Car	F_3	F_2	F_1	F_0
			0	1	0	1	0	0	1	0	1	0	1	0	0
0	1	0	1	0	0	1	0	1	0	0	1	1	0	0	0
			1	1	0	0	1	0	0	0	1	1	0	1	1

Add with carry operation:

Input											Output				
s_2	s_1	s_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	Carry	F_3	F_2	F_1	F_0
			0	1	0	1	0	0	1	0	0	1	0	0	0
0	1	1	1	0	0	1	0	1	0	0	0	1	1	1	0
			1	1	0	0	1	0	0	0	1	0	1	0	1

For NOT operation:

Input											Output				
s_2	s_1	s_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	Carry	F_3	F_2	F_1	F_0
			0	1	0	1					0	1	0	1	0
1	0	X	1	0	0	1	0	0	0	0	0	0	1	1	0
			1	1	0	0					0	0	0	1	1

For AND operation:

Input											Output				
s_2	s_1	s_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	Carry	F_3	F_2	F_1	F_0
			0	1	0	1	0	0	1	0	0	0	0	0	0
1	1	X	1	0	0	1	0	1	0	0	0	0	0	0	0
			1	1	0	0	1	0	0	0	0	1	0	0	0

Conclusion :

The software we use to execute the simulation have some realistic feature, on that account the instrumental errors occurred. Concerning our first step, we derived the equation of the inputs, simplified those input equations and reduced the equation. Our ALU was displaying inaccurate results on input outputs for logical operations however was working correctly for arithmetic operation. Thus we have implemented the circuit using the direct equations we acquired from the table without simplifying it and this time the function were working correctly, But when we are going to implement this practically, there might be an issue in view of the fact that we have used many IC's and circuit becomes more prone to error.