

**Habib University**  
**Digital System Design - CE325**  
**Final Exam - Report**



**Instructor:** Dr. Arsalan Javed

Sadiqah Mushtaq - 07152

# 1 Architecture

The architecture consists of two FSMs. One for Client side and the other for Server side.

## 1.1 Moore Finite State Machine for Client




Figure 1: Client FSM

## 1.2 Moore Finite State Machine for Server




Figure 2: Server FSM

# 2 Verilog Code

## 2.1 Client Side

This module consists of inputs for reset (`rst`), control signal (`Control`), system clock (`clock`), and a signal indicating the reception of SYN-ACK packets (`RCV_SYN_ACK`). The outputs include signals for sending SYN (`SEND_SYN`) and ACK (`SEND_ACK`) packets.

The module maintains three states encoded as follows:

```

IDLE_HOLD_C = 2'b00;
SYN_SENT = 2'b01;
ESTABLISHED_C = 2'b10;

```

The state transitions are controlled by the current state (`state_reg_c`), control signals, and the reception of SYN-ACK packets. The only purpose of the control signal is to trigger the start of the handshake and is just an arbitrary signal. Upon reset, the module initializes to the `IDLE_HOLD_C` state and sets the output signals `SEND_SYN` and `SEND_ACK` to 0. Depending on the current state and control signals, the module transitions between states and sets the output signals accordingly. For instance, in the `SYN_SENT` state, it sets `SEND_SYN` to 1 when receiving the control signal and transitions back to `IDLE_HOLD_C` otherwise.

Overall, this module encapsulates the behavior of a client-side TCP connection initiation process, adhering to the TCP three-way handshake protocol.

```

1  [language=Veilog,
2
3      frame=single,
4      numbers=left,
5      numberstyle=\tiny,
6      breaklines=true,
7      basicstyle=\ttfamily\footnotesize,
8      commentstyle=\color{mydarkgreen},
9      keywordstyle=\color{blue}][language=Verilog]
10 'timescale 1ns / 1ps
11
12 module client_side(
13     rst,
14     clock,
15     Control,
16     RCV_SYN_ACK,
17     SEND_SYN,
18     SEND_ACK
19 );
20
21 input  rst,
22         Control,
23         clock,
24         RCV_SYN_ACK;
25
26 output reg SEND_SYN, SEND_ACK;
27
28 // States
29 parameter IDLE_HOLD_C = 2'b00;
30 parameter SYN_SENT = 2'b01;
31 parameter ESTABLISHED_C = 2'b10;
32
33 // State registers
34 reg [1:0] state_reg_c, state_next_c;
35
36 always @(posedge clock) begin
37     if (rst) begin
38         state_reg_c <= IDLE_HOLD_C;
39         SEND_SYN <= 0;

```

```
40     SEND_ACK <= 0;
41 end
42 else
43     state_reg_c <= state_next_c;
44 end
45
46
47 always @(state_reg_c or Control or RCV_SYN_ACK or posedge clock) begin
48     case(state_reg_c)
49         IDLE_HOLD_C: begin
50             if (rst)
51                 state_next_c <= IDLE_HOLD_C;
52             else if (Control & RCV_SYN_ACK)
53                 state_next_c <= ESTABLISHED_C;
54             else if (Control)
55                 state_next_c <= SYN_SENT;
56             else
57                 state_next_c <= IDLE_HOLD_C;
58         end
59
60         SYN_SENT: begin
61             if (rst)
62                 state_next_c <= IDLE_HOLD_C;
63             else if (Control) begin
64                 state_next_c <= IDLE_HOLD_C;
65                 SEND_SYN <= 1;
66             end
67             else
68                 state_next_c <= IDLE_HOLD_C;
69         end
70
71         ESTABLISHED_C: begin
72             if (rst)
73                 state_next_c <= IDLE_HOLD_C;
74             else if (Control & RCV_SYN_ACK) begin
75                 SEND_ACK <= 1;
76                 state_next_c <= ESTABLISHED_C;
77             end
78             else
79                 state_next_c <= IDLE_HOLD_C;
80         end
81
82         default:
83             state_next_c <= IDLE_HOLD_C;
84     endcase
85 end
86
87 endmodule
```

## 2.2 Server Side

It includes inputs for reset (`rst`), clock (`clock`), and signals indicating whether the server has received a SYN packet (`RCV_SYN`) or an ACK packet (`RCV_ACK`). The output `SEND_SYN_ACK` signifies the transmission of a SYN-ACK packet from the server to the client.

The FSM states are encoded as follows:

```
IDLE_HOLD_S = 2'b00;
SYN_RECEIVED = 2'b01;
ESTABLISHED_S = 2'b10;
```

In the `IDLE_HOLD_S` state, the server waits for incoming SYN packets. Upon receiving a SYN packet (`RCV_SYN`) without an ACK, it transitions to the `SYN_RECEIVED` state, indicating acknowledgment of the SYN. If the server receives both SYN and ACK signals (`RCV_SYN & RCV_ACK`), it transitions to the `ESTABLISHED_S` state, signifying the establishment of a connection.

The module continuously updates its state based on inputs and clock edges. When reset (`rst`) is activated, the state returns to `IDLE_HOLD_S`, ensuring proper initialization.

Overall, this module manages the server-side behavior of acknowledging SYN packets, sending SYN-ACK packets, and transitioning to the established state upon receiving appropriate signals, adhering to the TCP three-way handshake protocol.

```
1  `timescale 1ns / 1ps
2
3  module server_side (
4      rst,
5      clock,
6      RCV_SYN,
7      RCV_ACK,
8      SEND_SYN_ACK
9  );
10
11  input rst, clock, RCV_SYN, RCV_ACK;
12
13  output SEND_SYN_ACK;
14
15  reg SEND_SYN_ACK;
16
17  // FSM States
18  parameter IDLE_HOLD_S = 2'b00;
19  parameter SYN_RECEIVED = 2'b01;
20  parameter ESTABLISHED_S = 2'b10;
21
22  // State registers
23  reg [1:0] state_reg_s, state_next_s;
24
25  always @(posedge clock) begin
26      if (rst)
27          state_reg_s <= IDLE_HOLD_S;
28      else
29          state_reg_s <= state_next_s;
30  end
31
32  always @(state_reg_s or RCV_SYN or RCV_ACK or posedge clock) begin
33      case(state_reg_s)
34          IDLE_HOLD_S: begin
35              if (rst)
36                  state_next_s <= IDLE_HOLD_S;
37              else if (RCV_SYN & ~RCV_ACK)
38                  state_next_s <= SYN_RECEIVED;
```

```

39         else if (RCV_SYN & RCV_ACK)
40             state_next_s <= ESTABLISHED_S;
41         else
42             state_next_s <= IDLE_HOLD_S;
43     end
44
45     SYN_RECEIVED: begin
46         if (rst)
47             state_next_s <= IDLE_HOLD_S;
48         else if (RCV_SYN & ~RCV_ACK) begin
49             state_next_s <= IDLE_HOLD_S;
50             SEND_SYN_ACK = 1;
51         end
52         else
53             state_next_s <= IDLE_HOLD_S;
54     end
55
56     ESTABLISHED_S: begin
57         if (rst)
58             state_next_s <= IDLE_HOLD_S;
59         else if (RCV_SYN & RCV_ACK)
60             state_next_s <= ESTABLISHED_S;
61         else
62             state_next_s <= ESTABLISHED_S;
63     end
64
65     default:
66         state_next_s <= IDLE_HOLD_S;
67 endcase
68 end
69
70 endmodule

```

## 2.3 TCP Module

The Verilog module named TCP integrates both client and server sides of the TCP three-way handshake protocol. It includes inputs for reset (`rst`), clock (`clock`), and control signals (`Control`).

The module instantiates separate modules for the client side (`client_side`) and server side (`server_side`). The client side communicates with the server through signals for sending SYN and ACK packets (SYN and ACK), while the server side communicates with the client through a signal indicating the reception of SYN-ACK packets (SYN\_ACK).

```

71 `timescale 1ns / 1ps
72
73
74 module TCP (
75     rst,
76     clock,
77     Control
78 );
79
80 input rst,
81         clock,
82         Control;
83
84 wire SYN, ACK, SYN_ACK;
85
86 client_side client_inst1 (
87     .rst(rst),

```

```
88     .clock(clock),
89     .Control(Control),
90     .RCV_SYN_ACK(SYN_ACK),
91     .SEND_SYN(SYN),
92     .SEND_ACK(ACK)
93 );
94
95 server_side server_inst1 (
96     .rst(rst),
97     .clock(clock),
98     .RCV_SYN(SYN),
99     .RCV_ACK(ACK),
100    .SEND_SYN_ACK(SYN_ACK)
101 );
102
103 endmodule
```

## 2.4 Testbench

```
1 [language=Veilog,
2     frame=single,
3     numbers=left,
4     numberstyle=\tiny,
5     breaklines=true,
6     basicstyle=\ttfamily\footnotesize,
7     commentstyle=\color{mydarkgreen},
8     keywordstyle=\color{blue}][language=Verilog]
9 `timescale 1ns / 1ps
10
11 module TCP_tb;
12
13 // Parameters
14 parameter PERIOD = 10; // Clock period in ns
15
16 // Signals
17 reg rst = 0;
18 reg clock = 0;
19 reg Control = 0;
20
21 // Instantiate the module under test
22 TCP dut (
23     .rst(rst),
24     .clock(clock),
25     .Control(Control)
26 );
27
28 // Clock generation
29 always #((PERIOD/2)) clock = ~clock;
30
31 // Stimulus
32 initial begin
33     // Reset sequence
34     #20 rst = 1;
35     #20 rst = 0;
```

```

36
37 // Control sequence
38 #10 Control = 1; // Example: Setting control signal to 1
39
40 // Simulation end
41 #100 $finish;
42 end
43
44 endmodule

```

### 3 Simulation




Figure 3: Simulation of TCP Three Way Handshake using FSMs

In the above simulation, the progression of the TCP three-way handshake protocol is evident. Initially, when the client enters the SYN\_SENT state, it triggers the transmission of the SEND\_SYN signal. This action signifies the initiation of the handshake process. Upon receiving this SYN signal, the server transitions to the SYN\_RECEIVED state. In response, the server send the SYN\_ACK signal to client, indicating its acknowledgment of the client's SYN packet.

The client advances to the ESTABLISHED\_C state, signifying the successful establishment of the connection from its perspective. As part of the final step of the handshake, the client sends an ACK signal back to the server. Upon receiving this acknowledgment, the server progresses to the ESTABLISHED\_S state, indicating the completion of the handshake process and the establishment of a reliable communication channel between the client and server.

This sequence illustrates the coordinated exchange of SYN, SYN-ACK, and ACK packets between the client and server, culminating in the successful establishment of the TCP connection.