Habib University Digital System Design - CE325

Final Exam - Report



Instructor: Dr. Arsalan Javed

Sadiqah Mushtaq - 07152

1 Architecture

The architecture consists of two FSMs. One for Client side and the other for Server side.

1.1 Moore Finite State Machine for Client




Figure 1: Client FSM

1.2 Moore Finite State Machine for Server




Figure 2: Server FSM

2 Verilog Code

2.1 Client Side

This module consists of inputs for reset (rst), control signal (Control), system clock (clock), and a signal indicating the reception of SYN-ACK packets (RCV_SYN_ACK). The outputs include signals for sending SYN (SEND_SYN) and ACK (SEND_ACK) packets.

The module maintains three states encoded as follows:

```
IDLE_HOLD_C = 2'b00;
SYN_SENT = 2'b01;
ESTABLISHED_C = 2'b10;
```

The state transitions are controlled by the current state (state_reg_c), control signals, and the reception of SYN-ACK packets. The only purpose of the control signal is to trigger the start of the handshake and is just an arbitrary signal. Upon reset, the module initializes to the IDLE_HOLD_C state and sets the output signals SEND_SYN and SEND_ACK to 0. Depending on the current state and control signals, the module transitions between states and sets the output signals accordingly. For instance, in the SYN_SENT state, it sets SEND_SYN to 1 when receiving the control signal and transitions back to IDLE_HOLD_C otherwise.

Overall, this module encapsulates the behavior of a client-side TCP connection initiation process, adhering to the TCP three-way handshake protocol.

```
[language=Veilog,
                       frame=single,
                       numbers=left,
                       numberstyle=\tiny,
                       breaklines=true,
                       basicstyle=\ttfamily\footnotesize,
                       commentstyle=\color{mydarkgreen},
                       keywordstyle=\color{blue}][language=Verilog]
10
  'timescale 1ns / 1ps
11
  module client_side(
      rst,
      clock,
14
      Control,
15
      RCV_SYN_ACK,
16
      SEND_SYN,
      SEND_ACK
18
  );
19
20
  input rst,
21
         Control,
         clock,
         RCV_SYN_ACK;
24
25
  output reg SEND_SYN, SEND_ACK;
26
27
  // States
28
  parameter IDLE_HOLD_C = 2'b00;
29
  parameter SYN_SENT = 2'b01;
30
  parameter ESTABLISHED_C = 2'b10;
32
  // State registers
  reg [1:0] state_reg_c, state_next_c;
35
  always @(posedge clock) begin
36
      if (rst) begin
37
           state_reg_c <= IDLE_HOLD_C;</pre>
38
           SEND_SYN <= 0;
39
```

```
SEND_ACK <= 0;
       end
41
       else
42
43
            state_reg_c <= state_next_c;</pre>
  end
44
45
46
  always @(state_reg_c or Control or RCV_SYN_ACK or posedge clock) begin
47
       case(state_reg_c)
48
            IDLE_HOLD_C: begin
49
                 if (rst)
50
                      state_next_c <= IDLE_HOLD_C;</pre>
51
                 else if (Control & RCV_SYN_ACK)
52
                     state_next_c <= ESTABLISHED_C;</pre>
53
                 else if (Control)
                     state_next_c <= SYN_SENT;</pre>
56
                      state_next_c <= IDLE_HOLD_C;</pre>
57
            end
58
59
            SYN_SENT: begin
                 if (rst)
61
                     state_next_c <= IDLE_HOLD_C;</pre>
62
                 else if (Control) begin
63
                     state_next_c <= IDLE_HOLD_C;</pre>
64
                      SEND_SYN <= 1;
65
                 end
66
67
                 else
                      state_next_c <= IDLE_HOLD_C;</pre>
68
69
            end
70
            ESTABLISHED_C: begin
71
                 if (rst)
72
                      state_next_c <= IDLE_HOLD_C;</pre>
73
                 else if (Control & RCV_SYN_ACK) begin
74
                     SEND_ACK <= 1;
75
                      state_next_c <= ESTABLISHED_C;</pre>
76
                 end
77
                 else
78
                      state_next_c <= IDLE_HOLD_C;</pre>
79
            end
80
81
82
            default:
                 state_next_c <= IDLE_HOLD_C;</pre>
83
84
       endcase
85
  end
86
  endmodule
```

2.2 Server Side

It includes inputs for reset (rst), clock (clock), and signals indicating whether the server has received a SYN packet (RCV_SYN) or an ACK packet (RCV_ACK). The output SEND_SYN_ACK signifies the transmission of a SYN-ACK packet from the server to the client.

The FSM states are encoded as follows:

```
IDLE_HOLD_S = 2'b00;
SYN_RECEIVED = 2'b01;
ESTABLISHED_S = 2'b10;
```

In the IDLE_HOLD_S state, the server waits for incoming SYN packets. Upon receiving a SYN packet (RCV_SYN) without an ACK, it transitions to the SYN_RECEIVED state, indicating acknowledgment of the SYN. If the server receives both SYN and ACK signals (RCV_SYN & RCV_ACK), it transitions to the ESTABLISHED_S state, signifying the establishment of a connection.

The module continuously updates its state based on inputs and clock edges. When reset (rst) is activated, the state returns to IDLE_HOLD_S, ensuring proper initialization.

Overall, this module manages the server-side behavior of acknowledging SYN packets, sending SYN-ACK packets, and transitioning to the established state upon receiving appropriate signals, adhering to the TCP three-way handshake protocol.

```
'timescale 1ns / 1ps
  module server_side (
       rst,
       clock
       RCV_SYN,
       RCV_ACK,
       SEND_SYN_ACK
  );
9
10
  input rst, clock, RCV_SYN, RCV_ACK;
11
12
  output SEND_SYN_ACK;
14
  reg SEND_SYN_ACK;
15
16
  // FSM States
17
  parameter IDLE_HOLD_S = 2'b00;
  parameter SYN_RECEIVED = 2'b01;
19
  parameter ESTABLISHED_S = 2'b10;
20
  // State registers
22
23
  reg [1:0] state_reg_s, state_next_s;
  always @(posedge clock) begin
25
       if (rst)
26
            state_reg_s <= IDLE_HOLD_S;</pre>
27
28
29
            state_reg_s <= state_next_s;</pre>
30
  end
31
  always @(state_reg_s or RCV_SYN or RCV_ACK or posedge clock) begin
       case(state_reg_s)
33
34
            IDLE_HOLD_S: begin
35
                if (rst)
                state_next_s <= IDLE_HOLD_S;
else if (RCV_SYN & ~RCV_ACK)</pre>
36
37
                     state_next_s <= SYN_RECEIVED;</pre>
38
```

```
else if (RCV_SYN & RCV_ACK)
                      state_next_s <= ESTABLISHED_S;</pre>
40
41
                 else
42
                      state_next_s <= IDLE_HOLD_S;
            end
43
44
            SYN_RECEIVED: begin
45
                 if (rst)
46
                      state_next_s <= IDLE_HOLD_S;</pre>
47
                 else if (RCV_SYN & ~RCV_ACK) begin
48
                      state_next_s <= IDLE_HOLD_S;</pre>
49
50
                      SEND_SYN_ACK = 1;
                 end
51
52
                 else
                      state_next_s <= IDLE_HOLD_S;</pre>
53
            end
54
55
56
            ESTABLISHED_S: begin
                 if (rst)
57
                      state_next_s <= IDLE_HOLD_S;</pre>
                 else if (RCV_SYN & RCV_ACK)
59
                      state_next_s <= ESTABLISHED_S;</pre>
60
61
                      state_next_s <= ESTABLISHED_S;</pre>
62
63
            end
64
65
            default:
66
                 state_next_s <= IDLE_HOLD_S;</pre>
        endcase
67
68
   end
69
   endmodule
```

2.3 TCP Module

The Verilog module named TCP integrates both client and server sides of the TCP three-way hand-shake protocol. It includes inputs for reset (rst), clock (clock), and control signals (Control).

The module instantiates separate modules for the client side (client_side) and server side (server_side). The client side communicates with the server through signals for sending SYN and ACK packets (SYN and ACK), while the server side communicates with the client through a signal indicating the reception of SYN-ACK packets (SYN_ACK).

```
'timescale 1ns / 1ps
72
73
  module TCP (
74
75
       rst,
       clock,
76
77
       Control
  );
78
79
80
  input rst,
         clock,
81
         Control:
82
  wire SYN, ACK, SYN_ACK;
84
85
  client_side client_inst1 (
       .rst(rst),
```

```
.clock(clock),
       .Control(Control),
89
       .RCV_SYN_ACK(SYN_ACK),
90
       .SEND_SYN(SYN),
       .SEND_ACK(ACK)
92
  );
93
94
   server_side server_inst1 (
95
96
       .rst(rst),
       .clock(clock),
97
       .RCV_SYN(SYN),
98
       .RCV_ACK(ACK),
       .SEND_SYN_ACK(SYN_ACK)
100
101 );
102
103 endmodule
```

2.4 Testbench

```
[language=Veilog,
                      frame=single,
                      numbers=left,
                      numberstyle=\tiny,
                      breaklines=true,
                      basicstyle=\ttfamily\footnotesize,
                      commentstyle=\color{mydarkgreen},
                      keywordstyle=\color{blue}][language=Verilog]
  'timescale 1ns / 1ps
  module TCP_tb;
11
  // Parameters
13
  parameter PERIOD = 10; // Clock period in ns
  // Signals
 reg rst = 0;
17
reg clock = 0;
reg Control = 0;
21 // Instantiate the module under test
22 TCP dut (
      .rst(rst),
23
      .clock(clock),
      .Control(Control)
26 );
27
28 // Clock generation
29 always #((PERIOD/2)) clock = ~clock;
30
31 // Stimulus
 initial begin
32
      // Reset sequence
33
      #20 rst = 1;
34
      #20 \text{ rst} = 0;
```

```
// Control sequence
#10 Control = 1; // Example: Setting control signal to 1

// Simulation end
#100 $finish;
end

endmodule
```

3 Simulation




Figure 3: Simulation of TCP Three Way Handshake using FSMs

In the above simulation, the progression of the TCP three-way handshake protocol is evident. Initially, when the client enters the SYN_SENT state, it triggers the transmission of the SEND_SYN signal. This action signifies the initiation of the handshake process. Upon receiving this SYN signal, the server transitions to the SYN_RECEIVED state. In response, the server send the SYN_ACK signal to client, indicating its acknowledgment of the client's SYN packet.

The client advances to the ESTABLISHED_C state, signifying the successful establishment of the connection from its perspective. As part of the final step of the handshake, the client sends an ACK signal back to the server. Upon receiving this acknowledgment, the server progresses to the ESTABLISHED_S state, indicating the completion of the handshake process and the establishment of a reliable communication channel between the client and server.

This sequence illustrates the coordinated exchange of SYN, SYN-ACK, and ACK packets between the client and server, culminating in the successful establishment of the TCP connection.