Heaven's Light is Our Guide
Rajshahi University of Engineering & Technology

B.Sc. Engineering 3<sup>rd</sup> Year Odd Examination, 2020
Department of Electrical & Computer Engineering
CE 3117
Course Title: Software Engineering & Information System Design Course No: ECE 3117 Time: 3 Hours Full Marks: 72

N.B.	(i) Answer SIX	questions	taking any	THREE	from each	section
------	----------------	-----------	------------	-------	-----------	---------

- (ii) Figures in the margin indicate full marks.(iii) Use separate answer script for each section.

#### SECTION-A

Q.1(a)	What are the elements of a system? Can you have a viable system without feedback? Explain.	04
(b)	Distinguish between:	04
	(i) Interaction and independence (ii) Open and closed systems	
(c)	How would an analysis determine the user's needs for a system? Explain briefly.	04
Q.2(a)	Suppose you were assigned to make a website for ECE-RUET. The project was small and you were provided 2 team members. Watching your progress RUET administration has decided to give you a project of result publishing system of RUET. Here, the budget is limited and result system is too complex. Now, answer the following questions.  (i) What is SDLC? Will you follow any SDLC model for ECE-RUET website project? If so, which one and why?  (ii) For developing online result publishing system, which SDLC model will you choose and why?  (iii) If you are provided a team of 10 members, which framework will you use for team management? Also explain the roles of different people involved with the result publishing project.	3x4 =12
Q.3(a)		02
	Why quality control is important in software engineering? How it is different from quality assurance.	04 04
(d)	What is software re-engineering?	02
Q.4 (a) (b)	Describe the steps of recruitment analysis.  What are the differences between functional and non-functional requirements?	04
(c)	What is architectural design? Describe the issues involved in architectural design.	03
	SECTION-B	
Q.5 (a)	Suppose, you want to develop an automated system for the fiance section of RUET. Salaries, bonuses, TA-DA etc. will be processed digitally in the new system. Now answer the following questions-  (i) How will you determine the users' actual need?  (ii) Which difficulties you may face in the process of information gathering why?  (iii) Which tools will you use for information gathering and why?  (iv) If you need to take the interview of the Vice-chancellor of RUET in the process, which strategy will you follow to have a successful interview?	4x3 =12
Q.6 (a) (b)	Give a real-world example where you can implement the spiral model.  What are the roles of scrum?	06 06
Q:7(a) (b) (c) (d)	What are the key considerations involved in feasibility analysis? What is DFD? Explain each symbol used in a DFD. Explain logical data description hierarchy. Suppose, a publisher company provides 25% discount for the bookstores. If the number of books ordered by a bookstore is less than 30, then no discount is allowed. The publisher also provides 20% and 5% discounts for libraries and individuals respectively. For individuals discount is allowed only if at least 5 books are purchased at a time. Now draw a decision tree for the given information.	03 03 02 04
Q.8(a) (b) (c)	Differentiate between verification and validation. What is software quality assurance? Explain briefly. What is the quality attribute of a software?	04 04 04

#### Heaven's Light is Our Guide

Rajshahi University of Engineering & Technology

# B.Sc. Engineering 3rd Year Odd Examination, 2020

Department of Electrical & Computer Engineering

Course No: ECE 3109

Course Title: Power System

Time: 3 Hours

Full Marks: 72 N.B.

(i) Answer SIX questions taking any THREE from each section.


- (ii) Figures in the margin indicate full marks.
- (iii) Use separate answer script for each section.

### SECTION-A

O.1(a) How inductance is formed in a transmission line?

11011


- (b) Prove that the capacitance to neutral for the two wire line is twice the line-to-line
  - (c) Find the inductance per phase per km of double circuit 3-phase line shown in the following figure. The conductors are transposed and are of radius 0.75 cm each. The phase sequence is



- Define (i) skin effect, (ii) bundled conductor, & (iii) long transmission line.
  - Prove that,  $A\overline{D} B\overline{C} = 1$  for medium transmission lines by using nominal  $\overline{VV}$  method.
  - A 3-phase, 50 Hz, overhead transmission line delivers 10 MW at 0.8 p.f. lagging and at 66/ KV. The resistance and inductive reactance of the line per phases are  $10~\Omega$  and  $20~\Omega$  respectively while capacitance admittance is  $4x10^{-4}$  siemen. Calculate the sending end voltage and power factor.
- Derive the relationship between the old and new per unit impedances considering the change in base values. 04
  - Prove that, the admittance of a power system network is,

 $Y_{\eta}^{k+1} = Y_{\eta}^{k} - \frac{Y_{m}^{k} Y_{\eta \eta}^{k}}{Y^{k}}$ , where the symbols have their usual meaning.


(c) Draw the per-unit impedance diagram of the system shown in the following figure,



- Q.4 (a) Explain the effects on a system when a large load is suddenly removed from it.
- Describe the synchronous condenser method of voltage control for a transmission line.
- (c) A 3-phase, 50 Hz, 400 V motor develops 100 H.P., the power factor being 0.75 lagging and efficiency 93%. A bank of capacitors is connected in delta across the supply terminals and power factor raised to 0.95 lagging. Each of the capacitance units is built of 4 similar 100 V capacitors. Determine the capacitance of each capacitor,

### SECTION-B

- Q.5 (a) What are the differences between Gauss-Seidel method and Newton Raphson method?
  - (b) What is the Jacobian matrix? How the elements of Jacobian matrix are computed?
  - (c) Determine the phasor values of voltage at bus 2 and 3 by using the Gauss-Seidel method. The following figure shows the single line diagram of a simple three-bus system where line




Q.6 (a) Define faults in power system. Classify various types of faults on power system.


(b) Which unsymmetrical fault is most severe for power system? Why?

04

- (c) The currents in a 3-phase unbalanced system are: 05  $\overline{I_R} = (12 + j6)A$ ,  $\overline{I_Y} = (12 j12)A$ ,  $\overline{I_B} = (-15 + j10)A$ . The phase sequence is in RYB. Calculate the zero, positive and negative sequence components of the currents.
- Q.7(a) An unloaded generator is grounded through a reactance Z<sub>n</sub> as shown in the following figure. 04 If a single line to the ground fault occurs, draw (i) positive sequence network, (ii) negative sequence network, and (iii) zero sequence network.



(b) Draw the negative and zero sequence network for the following system.



- Obtain the symmetrical components for the set of unbalanced voltages  $V_a$ =200<-140 $^{\circ}$ . 04  $V_b$ =150<100 $^{\circ}$  and,  $V_c$ =120<-20 $^{\circ}$ .
- Q.8(a) Compare among dynamic stability, transient stability, steady-state stability.
  - (b) Determine the solution of the swing equation.
    (c) how does equal area criterion determine the stability of a system?

    05

## Heaven's Light is Our Guide Rajshahi University of Engineering & Technology

# B.Sc. Engineering 3rd Year Odd Examination, 2020 Department of Electrical & Computer Engineering

Course Title: Computer Architecture & Design

Time: 3 Hours

Course No: ECE 3119

Full Marks: 72

N.B.

(i) Answer SIX questions taking any THREE from each section.

- (ii) Figures in the margin indicate full marks.
- (iii) Use separate answer script for each section.

#### **SECTION-A**

- What are the relationship between computer architecture and organization? Explain briefly. O.1(a)
  - (b) Define the following terms: (i) PC, (ii) IR, (iii) MAR, (iv) MBR

(c) Perform the following operations by showing program execution: A program fragment that adds the contents of the memory word at address 940 to the contents of the memory word at address 941 and stores the result in the later section. Also shows the contents of AC, PC, IR for each step. 940

Q.2(a) A benchmark program is run on an 80 MHz processor. The executed program consists of 10,0000 instruction executions, with the following instruction mix and clock cycle count:

Instruction Type	Instruction Count	Cycles per Instruction
Integer arithmetic	45,000	1
Data transfer	32,000	2
Floating point	15,000	2
Control transfer	8,000	2

Determine the effective CPI, MIPS rate, and execution time for this program.

- (b) List and briefly explain two approaches to dealing with multiple interrupts.
- (c) Consider a  $\mu p$  generating a 16-bit address and having a 16-bit data bus. What is the maximum memory address space that the processor can access directly if it is connected to a 16-bit memory?
- Q.3(a) Draw the flowchart for unsigned binary division and solve the problem where 7 divided by 3. (b) Represent 263.3 in IEEE 754 32-Bit floating point notation.
  - (c) Consider a 32 bit hexadecimal value 12345678 and that it is stored in a 32 bit word in byte addressable memory at byte location 184 Store this value using both big ending and little endian techniques.
- Q.4 (a) Briefly define the seven RAID levels.
  - (b) Write down the hardware events occur when an I/O device completes an I/O operation in the case of interrupt-driven I/O.
  - (c) What are the drawbacks of programmed and Interrupt-driven I/O? What is the function of DMA?

#### **SECTION-B**

- What is the purpose of translation lookaside buffers?
  - What are the differences between big ending and little ending?
  - (c) Compare zero, one, two and three- addresses machines by writing programs to compute X=(A+B x C)/(D-E x F) for each of the four machines.
  - Q6(a) Show the instruction formats of R-type, I-type, and J-type. Writing MIPS code for the following C code:
    - while (save[i]==k)i+=1 where i is in \$S3pbase address of save is in \$S6, k is in
    - if (A[6] = c[6])f[8]=g[8]+c[5]+A[A[2]]else
      - f[9]=g[5]+c[3]

where base address of A is \$S0, c is \$S2, f is \$S3 and g is \$S1.

A[12]=h+A[8] where h is in \$S2, base address of A is in \$S3.



04

06

05

05 04



02

09







Q.7(a)	Identify the write-read, write-write and read-write dependencies in the following sequence:	04
	I <sub>1</sub> : R1=50	
	I <sub>2</sub> : R1=R3+R4	
	I <sub>3</sub> : R2=R4-10	
	I <sub>4</sub> : R4=R1+R2	
	I <sub>5</sub> : R2=R1+45	00
(b)	Differentiate between multiprogramming and multiprocessing.	03
	Explain the taxonomy of parallel processor architecture.	05
Q.8(a)	Define FPGA. Draw and explain the basic architecture of FPGA.	05- 9
	Explain some real-world applications of FPGA.	04 .
	Distinguish between ASCI and FPGA.	03

## Heaven's Light is Our Guide

Rajshahi University of Engineering & Technology

# B.Sc. Engineering 3<sup>rd</sup> Year Odd Examination, 2020

Department of Electrical & Computer Engineering

Course Title: Microprocessor & Assembly Languages Course No: ECE 3111 Full Marks: 72

Time: 3 Hours

02

- N.B. (i) Answer SIX questions taking any THREE from each section.
  - (ii) Figures in the margin indicate full marks.
  - (iii) Use separate answer script for each section.

### SECTION-A

04 Suppose we look at an instruction that adds the contents of register AX to the contents of the memory word at address 0. Write down the necessary steps happen inside a computer to accomplish this task.

(b) Differentiate between the high-level programming language and assembly programming language.

(c) Describe the two modes of operation of the 80286 microprocessor.

- 03 (d) Explain the operation of different general-purpose registers of 8086 microprocessor.
- For each of the following instructions, give the new destination contents and the new settings 04 of CF, SF, ZF, PF, and OF.

NEG AL; where AL contains 7Fh

SUB AX, BX; where AX contains 0000h and BX contains 8000h.

04 (b) Write down four main functions of operating systems. 04

(c) Write a full assembly code for the following decision structures:

IF AX<BX THEN IF BX<CX THEN Put 0 in AX ELSE Put 0 in BX END IF END IF

Write assembly code to read one of the hex digits A-F) and display it on the next line in decimal.

Sample execution: C In decimal it is 12

(SUB) (AX, BX) where AX contains 8000h and BX contains 0001h. Now show the results of the status flag registers.

(c) Suppose that AX and BX both contain positive numbers, and ADD AX, BX is executed. Show that, there is a carry into the msb but no carry out of the msb if and only if signed overflow occurs.

(d) Write the appropriate assembly code for the following: If AX contains a negative number, put-1 in BX; If AX contains 0, put 0 in BX; If AX contains a positive number, put 1 in BX.

Q.4 (a) Write an assembly program to display the multiplication table of a given integer.

Sample execution:

Input the number: 5 Expected output:

5x1=55x2 = 10

5x10=50

		04
	Suppose that AX=1234h, BX=5678h, CX=9ABCh, and SP=100h. Evaluate the contents of AX BX, CX, and SP after executing the following instructions:	01
	DV-5678h CX=9ABCh, and SP=100II. Evan	
(h)	Suppose that AX=1234h, BX=5678h, CX=9ABCH, and SP after executing the following instructions:  AX, BX, CX, and SP after executing the Following instructions:	
(0)	AX, BX, CX, and SP after executing the AX	
	PUSH BX	
	XCHG AX, CX	
	POP CX	
	PUSH AX	
	DOD BY	04
	Control 2012 Ab Evaluate the contents of IP and SP: After REF	
(c)	POP BX Suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET is suppose SP=0200h, top of stock=012Ah. Evaluate the contents of IP and SP: "After RET appears in a NEAR procedure."	
	Suppose SP=0200n, top of stock of stock executed, where RET appears in a NEAR procedure."	
	SECTION-B	
1	G-haracters and display them in reverse	04
Ø.5 (a)	Write an assembly program to read a sequence of characters and display them in reverse	
1	and an the next line listing stack.	03
f (b)	What happens when CALL and RET executed?	03
(c)	What happens when CALL and RET executed?  Write a procedure in assembly language named FACTORIAL that will compute N! for a positive number N. The procedure should receive N in CX and return N! in AX. Suppose the	
	positive number N. The procedure should receive	
	overflow does not occur.	02
(d)	How can you check the resultant value of an operation	01
00/10	Consider "A" is an MxN word array stored in row-major order.	06
Q.9 (a)	(i) Where does row I begin?	
1	(ii) Where does column i begin?	
	(iii) How many bytes are there between elements in a column?	04
(b)	Write a procedure REVERSE that will reverse an array of N words. The procedure is entered	04
	with SI pointing to the array and BX has the number of words N. with SI pointing to the array and BX has the number of words N.	02
(c)	Suppose A is a 5x7- word array stored in row-major order. Write some code to (i) clear row	
	3, and (ii) clear column 4. Use based indexed mode.	
0.7(0)	Suppose the following declarations have been made:	04
Q.7(a)	STRING1 DB "FGHIJ"	
	STRING2 DB "ABCDE"	
	DB 5 DUP (?)	
	Write instructions to move STRING1 to the end of STRING2, producing the string	
	"ABCDEFGHIJ".	0.4
(b)	Suppose the following string has been declared:	04
	STRING DB "TH*S* G*S* AR* B*ASTS"  Write instructions that will cause each "*" to be replaced by "E".	
(a)	Write short note on the followings:	04
(c)	(i) CLD (ii) STD	01
,	(iii) XLAT (iv) PTR	
0.8(a)	Why do we need to use the following instructions?	04
/	MOV AX, QDATA	
/	MOV ES,AX	
(b)	Consider the array declaration given below:	03
	W DB 10, 20, 30, 50, 60	
	Write instructions to insert 40 between 30 and 50. Assume DS and ES are initialized to the	
(0)	data segment.  Discuss the steps involved in creating and running an assemble program.	02
(c) (d)	What do you mean by interruption?	03
(4)	man as jou mount of morruption.	02

### Heaven's Light is Our Guide Rajshahi University of Engineering & Technology

# B.Sc. Engineering 3<sup>rd</sup> Year Odd Examination, 2020

Department of Electrical & Computer Engineering

Course No: ECE 3107

Course Title: Electrical Machines II

Full Marks: 72

Time: 3 Hours

- N.B. (i) Answer SIX questions taking any THREE from each section.
  - (ii) Figures in the margin indicate full marks.
  - (iii) Use separate answer script for each section.

#### SECTION-A

- 05 Q.1(a) Explain the necessity and working arrangement of commutator and brush in a DC generator. A conductor 0.254m in length is moving in a magnetic field of 0.465 Wb per square meter. Determine the voltage induced in the conductor if the speed of the conductor is [5.24 m/s] 04 (c) Derive the generalized e.m.f. equation of a DC generator. Q.2(a) Briefly describe the reasons of failure of the voltage build-up process in a self excited shunt generator and also explain how these problems can be solved. (b) Assume that, you need to deliver some power to a place which is very near from the generating station. What type of compounding will you prefer in this scenario so that the terminal voltage of the generator remain fixed. (c) "Shifting the brush position can not reduce armature reaction for varying load. If the load is constant then the position of magnetic neutral would be stationary to some extent". Justify the statement. A DC motor is running with a certain load. If we suddenly reduce the load of the motor, what changes will take place? 04 (b) Explain any three methods used for the speed control of DC shunt motor 05 (c) In our machine lab, we have a DC shunt motor with following ratings: 5 hp, 240 V, 20.4 A full load current, 202  $\Omega$  field resistance and 0.71  $\Omega$  armature resistance. Determine, Power dissipated in shunt field Power delivered to motor (ii) Electrical power converted into Power dissipated in the armature mechanical power Q.4 (a) Dept. of ECE has a 3-point starter in their lab. But they are planning to buy a 4-point starter and use it in the lab instead of the 3-point starter. What could be the reason behind this? (b) Determine the resistance of each step of a starter for the following motor; 10 hp, 240 V, 0.5 05  $\Omega$  armature circuit resistance, 45 A full load current. Starting current to be 150% of the full load current. (c) What is the difference between speed control and braking? Explain the rheostatic braking 04 with necessary diagram. **SECTION-B** Q.5(a) Describe with necessary diagram the brushless systems of excitation for synchronous 04 (b) Explain why the terminal voltage of a synchronous generator is different from the internally 04 generated voltage at loaded condition. A 200-KVA, 480-V, 50-Hz, Y-connected alternator with a rated field current of 5A was tested, and the following data were taken: V<sub>T, OC</sub> at the rated I<sub>F</sub> was measured to be 540V. I<sub>L, SC</sub> at the rated I<sub>F</sub> was measured to be 300A.

  - When a DC voltage of 10V was applied to two of the terminals, a current of 25A was measured.

Find the values of the armature resistance and the approximate synchronouss reactance in ohms.

- Q.6 (a) Why the frequency of the incoming generator is kept a bit higher than that of the running system? What will happen if the frequency of the incoming generator is lower?
  - Two generators (Gen-1 and Gen-2) are supplying a real load totaling 2.5 MW at 0.8 p.f. lagging. Gen-1 has no-load frequency of 51.5 Hz and a slope S<sub>P1</sub> of 1 MW/Hz. Gen-2 has a no-load frequency of 51.0 Hz and a slope SP2 of 1MW/Hz. At what frequency is this system operating, and how much power is supplied by each of the two generators?
  - (c) Why synchronous motors are not self-starting? How can we make it self-starting?

2.7(2)	What will happen if we change the load on a synchronous motor with constant excitation? Explain with necessary phasor diagrams.	04
(0)	Derive the expression, $(P_m)_{max} = \frac{E_b V}{V}$ for synchronous motor, where the symbols have their	04
	astar meaning,	
(6)	A steeper motor has a step angle of 2.5°. Determine (i) resolution, (ii) number of steps required for the shaft to make 25 revolutions and (iii) shaft speed, if the steeping frequency is	04
	2000 2003	
(J.8(a)	Explain the half steeping of a VR stepper motor.	04
(b)	FINDC is better than a DC motor?	04
(c)	How does a servo motor operate?	03
	r	05