# MICROPROCESSOR AND ASSEMBLY LANGUAGE CSE 311 TOPIC: 8086 ADDRESSING MODES

# Shaila Rahman Assistant Professor

# 8086 ADDRESSING MODE DS ES SS SS Dan ( 6 d)

Addressing mode is the way to fetch the operands that are needed for instruction execution. This is defined by the instruction itself.

#### CATEGORIES

There are five categories of addressing modes. They are

- 1. Register and Immediate Addressing Modes
- 2. Memory Addressing Mode
- 3. I/O Addressing Mode
- 4. Relative Addressing Mode S
- 5. Implied Addressing Mode

#### REGISTER AND IMMEDIATE ADDRESSING MODES

#### Two types


- i. Register Addressing Mode
- ii. Immediate Addressing Mode
- i. Register Addressing Mode

The operand is specified using register.

Syntax: <Opcode> <DestReg> <SourceReg>
e.g. MOV AX,BX

ADD AL, BL

#### DATA AVAILABLE IN REGISTER/ FASTEST ACCESS



#### REGISTER AND IMMEDIATE ADDRESSING MODES

ii. Immediate Addressing Mode



The operand is specified as an immediate value by the instruction.

Syntax: <Opcode> <DestReg><Source Immediate value>


<Opcode> <Memory> <Source Immediate value>

Minny

#### DATA AVAILABLE IN INSTRUCTION

#### **Immediate Addressing Mode**

In an immediate mode, 8 or 16-bit data can be specified as a part of instruction.



Arrow indicates direction of data flow.

# 8735et (19)-- ( S

#### MEMORY ADDRESSING MODE

55-DI OS-BYSI, DISPIBLES

According to memory addressing mode the offset/ EA (Effective Address) 16-bit is specified instead of the operand using a register or as an immediate value. So it needs time to calculate the memory address. Accessing is slower compared to category one.

DSX 10+80 Tel Tust Tools

= PA

CoDE

CS

#### CATEGORIES OF MEMORY ADDRESSING

#### Six types

- i. Register Indirect Addressing Mode
- ii. Direct Addressing Mode
- iii. Based Addressing Mode
- iv. Indexed Addressing Mode
- v. Based-Indexed Addressing Mode
- vi. String Addressing Mode

DSX10+ PSX



# REGISTER INDIRECT ADDRESSING MODE

Single Dava

The EA is given by a register (BX/ SP/ BP/ SI/ DI)

Syntax: <Opcode> <DestReg> <EA by Reg BX/ BP/ SP/ SI/ DI>

e.g. MOV AX,[BX]

- e.g. EA= 2340h =BX
- DS= 0123h
- PA = DS\*10h+ EA
- $\bullet$  = (0123\*10 +2340)h
- =01230+2340 =03570h
- Data from 03570 ----- AL
- Data from 03571 ---- AH


opera

5952et

con AX, TBX\_

PA = 35 X10+BX

MON AND BOOK







# DIRECT ADDRESSING MODE

The EA is specified as an immediate value.

Syntax: <Opcode> <DestReg> <Source immediate EA >

e.g. MOV AX, [1234h]

DS X 10 + 1234= 70

DS=0123H


PA= DS<< 4bit + 1234h

= 01230 + 1234


= 02464 h

02 UGU -> AL


#### OFFSET/EA IS GIVEN IN INSTRUCTION



# **EXAMPLE**



# **EXAMPLE**



BX + DI3P (Index) = Forset

DSXIO+805set= PK

# **BASED ADDRESSING MODE**

Risted Data

The EA is given by the based register (BX/BP) and an immediate value as displacement.

The displacement can be either 8-bit signed or 16-bit unsigned. To access a block of data from a particular base.

Syntax: <Opcode> <DestReg> <Source EA >

(BX/BP+displacement)

e.g. i. MOV AX,A[BX]

EA= BX+A

BX/BP is fixed but disp can be incremented/decremented

PA= DS: BX+A


ii. MOV AX, [A+BP]

EA= BP+A


PA= SS: BP+A



# TWO CONTENTS GIVING EA (BX/BP+ DISP)



# **EXAMPLES**



# INDEXED ADDRESSING MODE



The EA is given by the index register (SI/DI) and an immediate value as displacement. The displacement can be either 8-bit signed or 16-bit unsigned. To access array type data.

Syntax: <Opcode> <DestReg> <SourceEA>

(SI/DI+displacement)

e.g. i. MOV AX,A[SI] -----

Disp is fixed but SI/DI can be incremented/decremented

EA= SI+A PA = DS\*10h + EA

Est (SYDI + DI3P)


ii. MOV AX, [A+DI]

EA= DI+A

PA = DS\*10h + EA

### DE) = 0, 51/D1 auro increm 51/D1 auro increm

# TWO CONTENTS GIVING EA (SI/DI+ DISP)



# BASED-INDEXED ADDRESSING MODE, DIST CLAR

The EA is given by the based register (BX/BP), the index register (SI/DI) and an immediate value as displacement. The displacement can be either 8-bit signed or 16-bit unsigned. They are used to access 2-D array.

Syntax: <Opcode> <DestReg> <Source EA >

(BX/BP)+(SI/DI)+displacement

e.g. i. MOV AX, A[SI][BX]

Offset/ EA = BX+SI+Disp

PA= DS: EA

ii. MOV AX, A[SI][BP]

Offset/ EA = BP+SI+Disp


PA= SS: EA

BX/BP fixed, but SI/DI and disp increment/decrement

#### THREE VALUES GIVING OFFSET/EA

#### **Relative Based Indexed**

Effective address = [Base register] + [Index register]
 + 8 or 16 bit displacement



STRING ADDRESSING MODE

String instructions are implicit i.e. operand is hidden from the instruction. They by default use the index registers SI/DI to point the source/destination string by giving offset.

Syntax:<Opcode>

e.g. MOVSB, move string bytes

MOVSW ;move string words

COMPSB; Compare Sting bytes

DS=0123h, ES= 0234h, SI= 2345h, DI= 4567h

Source PA= DS: SI = 01230+ 2345 = 03575h

Destination PA = ES: DI = 02340 + 4567 = 064A7h

Data from 03575h moved to 068A7h


Source offset give by SI and Destination offset given by DI. Source PA given by DS: SI and Destination PA given by ES: DI

SI/DI will be auto-incremented/ decremented by 1/2 for byte/word operation when DF=0/1

Source offset DSX10+51


# I/O ADDRESSING MODE

addres 1657



According to I/O addressing mode the port address is specified by the instruction as an immediate value or using a particular register DX. Two Types

I. Direct I/O Addressing Mode



#### DIRECT I/O ADDRESSING MODE

8000lf 80 ## H

The port address is given as an immediate value.

grap 5

Syntax: <Opcode> <DestReg AX> <Source Port Address>

e.g. IN AX, Port\_A (Word Operation)

IN AL, Port\_A (Byte Operation)

PUTA EDU

IN AX, PORA WAS

#### INDIRECT I/O ADDRESSING MODE

A register DX gives the port address.

Syntax: <Opcode> <DestReg AX> <Source Port Address in DX>

e.g. OUT DX, AL (Byte Operation)


OUT DX, AX (Word Operation)

OUT OXIAL

DX 18000 H

# DIRECT AND INDIRECT MAPPING





#### RELATIVE ADDRESSING MODE



This is basically used by branch instructions. According to this mode a displacement value (8-bit signed or 16-bit unsigned) is given which modifies the IP contents to make a jump on non-sequential branch address.

Syntax: <Opcode> <displacement>

e.g. JUMP L

JNZ L


CACL SU

CSE 311 SHAILA RAHMAN MICROPROCESSORS AND ASSEMBLY LANGUAGE

#### Two Types

Intrasegment Jump: This modifies only the IP and CS remains unchanged.

Intersegment Jump: This modifies both the IP and CS contents



#### IMPLIED ADDRESSING MODE

According to this mode the instruction carries no operand.

Syntax: < Opcode>

e.g. HLT, NOP, CLC, CLS

CSE 311 SHAILA RAHMAN