Department of Computer Science & Engineering University of Asia Pacific (UAP)

Final Examination

Spring 2022

3rd Year 2nd Semester

Course Code: CSE317 Course Title: Computer Architecture Credits: 3 Full Marks: 150 **Duration: 3 Hours Instructions:** 1. There are Six (6) Questions. Answer all of them. All questions are of equal value. Part marks are shown in the margins. 2. Non-programmable calculators are allowed.

Design and Implement the single cycle data path for the following instructions 1. [25] CO3 and write down the procedure of data path for following MIPS instructions: (consider all the functional units of Data path according to MIPS architecture)

- A[6] = Y + A[8];i)
- Add \$to, \$s1, \$s2; ii)

2 Draw and Explain all the instruction format for the MIPS instruction set [10]CO₁ architecture.

Draw and explain the basic components of computer and Layer of a computer. [15] CO1 Show the relationship among Instruction Set, Software and Hardware that define computer architecture.

OR

What is the objective of memory hierarchy? According to cost, size, distance a. [10]CO₁ and speed compare among the levels of memory.

What are the four questions about cache design? Show and explain the hardware b. [15] CO₁ implementation of block identification. (Data may be Hit OR miss).

3 Suppose there are 9 instructions in a program. Draw the page table and [25] CO₂ compute the following: (consider there are 4 stages and each takes one clock cycle)

- Total time for pipeline and non-pipeline implementation
 - CPI
 - Speed-up
 - Efficiency or utilization

Instruction and Opcode/Function: Iw 100011, sw 101011, sub 100010, add 100000

Analysis the following high level statement according to MIPS instruction format and write the MIPS machine Code.

A[15] = B + C[15];

- 4. Consider a non-pipelined machine with 5 execution stages of lengths 10 ns, 15 [25] CO3 ns, 20 ns, 25 ns, and 15 ns.
 - Find the instruction latency on this machine.
 - How much time does it take to execute 50 instructions?

Suppose we introduce pipelining on this machine.

- What is the instruction latency on the pipelined machine?
- How much time does it take to execute 50 instructions?

Also calculate the speedup for this implementation.

5. This question considers the basic MIPS, 5-stage pipeline (IF, ID, EXE, MEM, [25] CO3 WB).

Assume that you have the following sequence of instructions:

lw \$s2, 0(\$s1)

add \$s3, \$s4, \$s2

Sub \$s6, \$s2, \$s3.

Show the implementation through 5 stages and explain the implementation for both pipelined and non-pipelined design. Mention if there is any pipelining hazard.

- 6. CPU request the following Block addresses 20, 16 and 25. There are 16 blocks [25] CO2 in cache. Design and Show the memory mapping for the following cache configurations:
 - Direct mapped
 - II. 2- Way, 4-way 8-way and 16-way set associative mapped.