



Product -> PMO5 -> Parallel NMOS -> Series (JY) (NAND, AND, XOR, CASTAND ONCE PMOS -> Parcallel Serves Sum > NMOS -> Parallel (OR, XOR, NOR) वन्त्रमारा छाडि








NOT Gate using NMOS only:






Multiplexers (MUX)

0→\\ 1→\

TT:


y= 5150 Io + 5150 I1 + 5150 I2 + 5150 I3




VLSI

MUX				
SI	50	3	2 DMIN	PMOS
0	0	I.	SISO	5120
0	1	I	3,50	515°
1	0	IZ	5,50	3, S.
1	11	13	5,50	5,5°
				_ 0

PMOS FARE MUX:







6X1 MUX

					/
	y	52	S1	5.	& Extr
	I.	0	0	Ø	
	I	0	0	1	
	I ₂	0	1	0	
_	I3	0	1	1	
	I4	1	0	0	
	I_s	1	0	1	
		1			


CMOS FACT MUX





Verilog Code: module spoe Name (I/Ps, O/Ps); input spece. and /ost/xost/... Name (0/P, I/Ps); endmodule





Module 2×1 MUX(Io, I₁, S₁, Y₁);

input Jo, I₁, S₁;

ordput Y₁;

not not S₁(W₁, S₁);


and and 1(W₂, W₁, Jo);

and and 2(W₃, S₁, J₁);

or or 1 (Y₁, W₂, W₃);

ordinabile

NECT



Module 2×1 MUX(Io, I₁, S₁, y₁);

input Io, I₁, S₁;

output y₁;

not not S₁(W₁, S₁);

and and 1(W₂, W₁, Io);

and and 2(W₃, S₁, I₁);

on on (y₁, W₂, W₃);

endmodule