


VLSI


Carry Select Adder:



n -bit ripple carry adder

If we consider a n -bit ripple carry adder and K_1 is the delay for a FA.

Total delay, $T = nK_1$



If we consider a n -bit carry select adder is divided into M blocks and each block contains P adder cells the total delay depends on -

1. Delay through first block.
2. Delay through the MUX.

So, total delay,

$$T = Pk_1 + (M-1)k_2 \dots \quad (2)$$

Where, k_1 is the delay for FA

k_2 " " " " MUX

M " " number of blocks

P " " " " adder cells
in a block.

$$\# n=20, k_1=1 \text{ sec}, P=2$$

$$\therefore \text{Paraller adder} = nk_1 = 20 \times 1 = 20 \text{ sec}$$

20-bit carry select adder -

$$m = (20/2) = 10$$

$$\therefore T = PK_1 + (m-1)k_2$$

$$= 2 \times 1 + (10-1)1$$

$$= 2 + 9$$

$$= 11 \text{ sec.}$$

VLSI

Programmable Logic Array (PLA)

AND-OR PLA

NOR-NOR PLA


AND-OR PLA

$$F_1 = \bar{x}y + xy\bar{z} + zx = P_1 + P_2 + P_3$$

$$F_2 = xyz + \bar{x}\bar{y}z + \bar{x}zy = P_2 + P_4 + P_5$$



Size of PLA = $V \times P \times Z$

$\xrightarrow{\text{Number of input}}$
 $\xrightarrow{\text{Number of product}}$
 $3 \times 5 \times 2$



NOR-NOR:

$$AB + CD$$




VLSI


NOR-NOR PLA

$$F_1 = \bar{x}\bar{y} + x\bar{y}z + zx = P_1 + P_2 + P_3$$

$$F_2 = x\bar{y}z + \bar{x}y + xy\bar{z} = P_2 + P_4 + P_5$$


size of PLA = (3x5x2)





Threshold Voltage

Threshold voltage is the minimum gate voltage that is needed to create a conducting path between drain and source.



++++	→ metal charge Q_g
Oxide	→ Oxide charge Q_{ss}
Channel	→ Inversion channel charge Q_c
Substrate	→ Depletion region charge Q_d

We can write,

$$Q_g + Q_{ss} = Q_c + Q_d$$

$$Q_g = Q_c + Q_d - Q_{ss}$$

$$\text{Threshold voltage, } V_t = \frac{Q_g}{C_g} = \frac{Q_c + Q_d - Q_{ss}}{C_g}$$

Where, C_g is the gate capacitance

Body Effect:

If we consider V_{t0} is the threshold voltage when $V_{SB} = 0$, then $V_{t0} = \frac{Q_c + Q_d - Q_a}{S_g}$

If $V_{SB} \neq 0$ then,

$$V_t = V_{t0} + \gamma \sqrt{V_{SB}}$$

Where γ is a constant. For MOSFET,

$$\gamma = 0.3 \sim 0.7$$

$$\gamma = \frac{t_{ox}}{E_{ox}} \sqrt{2q \epsilon_{si} N_A}$$

t_{ox} = thickness of O_2

q = charge of an electron


E_{ox} = Oxide permittivity

ϵ_{si} = Permittivity of Silicon

N_A = Doping concentration

VLSI

I-V characteristics of MOSFET:



For NMOS

If $V_{DS} < V_{GS} - V_t \rightarrow$ Resistive mode

$$I_{DS} = \frac{\epsilon M_n}{D} \frac{W_n}{L_n} \left\{ (V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right\}$$

If $V_{DS} \geq V_{GS} - V_t \rightarrow$ Saturation mode

$$I_{DS} = \frac{\epsilon M_n}{2D} \frac{W_n}{L_n} \left\{ (V_{GS} - V_t)^2 \right\}$$

Where,

$D \rightarrow$ Depth of O_2

$M_n \rightarrow$ Mobility of Electron

$M_p \rightarrow$ Mobility of hole

$\epsilon \rightarrow$ Permittivity

$W_p/W_n \rightarrow$ channel width
 $L_p/L_n \rightarrow$ channel length

For PMOS:


If $V_{sd} < V_{sg} - V_{th} \rightarrow$ Resistive mode

$$I_{sd} = \frac{\epsilon M_p}{D} \frac{W_p}{L_p} \left\{ (V_{sg} - V_{th}) V_{sd} - \frac{V_{sd}^2}{2} \right\}$$

If $V_{sd} \geq V_{sg} - V_{th} \rightarrow$ Saturation mode

$$I_{sd} = \frac{\epsilon M_p}{2D} \frac{W_p}{L_p} \left\{ (V_{sg} - V_{th})^2 \right\}$$

NMOS inverter with resistive load



Let, $\frac{\epsilon M_n}{D} = 30 \mu A/V^2$

$$\frac{W}{L} = 1$$

$$V_{th} = 1V$$

If $V_{in} = 0V$, $T_1 \rightarrow$ OFF

$$V_{out} = V_{DD} - V_R$$

If $V_{in} = 5V$, $T_1 \rightarrow$ ON

$$V_{out} = \frac{1}{3} V_{th} = 0.33V$$

$$V_{ds} = V_d - V_s = 0.33 - 0 = 0.33V$$

$$V_{gs} = V_g - V_s = 5 - 0 = 5V$$

$$V_{th} = 1V$$

$$V_{gs} - V_t = 5 - 1 = 4V$$

$\therefore V_{ds} < V_{gs} - V_t$, T_1 operates at resistive mode

$$\begin{aligned} I_{ds} &= \frac{\epsilon M_n}{D} \cdot \frac{W_n}{L_n} \left\{ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right\} \\ &= 30 \times 1 \left((4) \times 0.33 - \frac{0.33^2}{2} \right) \\ &= 37.96 \mu A \end{aligned}$$

$$\begin{aligned} \therefore R &= \frac{V_{DD} - V_{out}}{I_{ds}} = \frac{5 - 0.33}{37.96 \times 10^{-6}} = 123024 \Omega \\ &= 123 k\Omega \end{aligned}$$

Ex:

$$V_{DD} = 3V$$

$$\frac{\epsilon M_n}{D} = 30 \mu A/V^2$$

$$\frac{W}{L} = 4$$

$$V_t = 0.75V$$

$$V_{ds} = 0.2V$$


$$V_{in} = 3.5V$$

$$R = ?$$

VLSI

NMOS inverter with Enhancement type

Load:



$V_{in} = 0, T_1 \rightarrow \text{OFF}$

$T_2 \rightarrow \text{Always on}$

$$V_{out} = V_{DD} - V_{ds2}$$

$$V_{out} = V_{DD} - (V_{th0} + \gamma \sqrt{V_{SB}})$$

\rightarrow Voltage \rightarrow

$$\begin{aligned} &= 5 - (1 + 0.5 \sqrt{V_{out}}) \\ &= 5 - 1 - 0.5 \sqrt{V_{out}} \\ &= 4 - 0.5 \sqrt{V_{out}} \end{aligned}$$

$$2V_{out} = 8 - \sqrt{V_{out}}$$

$$\Rightarrow \sqrt{V_{out}} = 8 - 2V_{out}$$

$$\Rightarrow V_{out} = 64 - 32V_{out} + 4V_{out}$$

$$\Rightarrow 4V_{out} - 32V_{out} + 64 = 0$$

$$\Rightarrow V_{out} = 3.12V \text{ or } 3.12V$$

$$\therefore V_{out} = 3.12V$$

$V_{in} = 5V$, T_1 and T_2 both on

$$V_{out} = \frac{1}{3} V_x = 0.33V$$

$$V_{x0} = 1V$$

$$\gamma = 0.5$$

For T_1

$$V_{DS} = 0.33V$$

$$V_{GS} = 5V$$

$$V_{x1} = 1V$$

$V_{DS} \leq V_{GS} - V_{x1} \rightarrow$
 T_1 operates at Resistive
 For both, Mode

$$\frac{E\mu n}{D} = 30 \mu A/V^2$$

$$V_{x0} = 1V$$

For T_1

$$V_{out} = V_{DD} - V_{x1}$$

$$I_{DS1} = \frac{E\mu n}{D} \frac{W_1}{L_1} \left\{ (V_{GS} - V_x) V_{DS} - \frac{V_{DS}^2}{2} \right\}$$

$$= 30 \frac{W_1}{L_1} \left\{ (4) 0.33 - \frac{0.33^2}{2} \right\}$$

$$= 30 \frac{W_1}{L_1} (1.26) = 37.96 \left(\frac{W_1}{L_1} \right) \mu A$$

$$I_{DS2} = \frac{E\mu n}{2D} \frac{W_2}{L_2} \left\{ (V_{GS} - V_{x2})^2 \right\}$$

$$= \frac{E\mu n}{2D} \frac{W_2}{L_2} \left\{ V_{GS} - (V_{x0} + \gamma \sqrt{V_{GS} - V_{x0}}) \right\}^2$$

$$= \frac{1}{2} \times 30 \frac{W_2}{L_2} \left\{ 4.67 - (1 + 0.5 \sqrt{3.67}) \right\}^2$$

$$= 15 \frac{W_2}{L_2} \left\{ 0.34 \frac{W_1}{L_1} \right\}$$

$$= 15 \frac{W_2}{L_2} (4.65)$$

$$= 116.49 \left(\frac{W_2}{L_2} \right) \mu A$$

--- --

$\frac{W}{L}$ এর Value control করে আমরা Current control করতে পারি।

$$\frac{W_1/L_1}{W_2/L_2} = \frac{116.49}{37.96} = 3.068 \approx 3$$

VLSI

XM-25


A NMOS inverter with Enhancement type load is biased at $V_{DD}=3V$, The MOSFET parameter are $V_{t1}=V_{t2}=0.4V$

$$\frac{E_{Mn}}{D} = 60 \mu A/V^2, \frac{W_1}{L_1} = 16, \frac{W_2}{L_2} = 2.$$

Find the output voltage when,

i) $V_{in} = 0V$, ii) $2.6V$, also calculate the power dissipated in the inverter

When $V_{in} = 2.6V$



i) $V_{in} = 0V$

$$\begin{aligned} V_{out} &= V_{DD} - V_{t2} \\ &= 3 - 0.4 \\ &= 2.6 \end{aligned}$$

ii) $V_{in} = 2.6V$

<u>T₁</u>	<u>T₂</u>
V _{ds} =	V _{ds} = V _{gs}
V _{gs} = 2.6V	V _{gs} =
V _{th1} = 0.4V	V _{th2}
V _{gs} - V _{th1} = 2.6 - 0.4 = 2.2V	∴ As V _{ds} = V _{gs} ∴ V _{ds} = V _{gs} - V _{th2}

* V_{ds} = Output
V_{gs} = Input

$$V_{ds} < V_{gs} - V_{th}$$

∴ T₁ in resistive mode

$$I_{ds1} = I_{ds2}$$

$$\Rightarrow \frac{\mu_n}{D} \frac{W_1}{L_1} \left\{ (V_{gs} - V_{th1}) V_{ds} - \frac{V_{ds}^2}{2} \right\} = \frac{\mu_n}{2D} \frac{W_2}{L_2} (V_{gs} - V_{th2})^2$$

$$\Rightarrow 16 \left\{ (2.6 - 0.4) V_{ds} - \frac{V_{ds}^2}{2} \right\} = (3 - V_{out} - 0.4)^2$$

$$\Rightarrow 16 \left\{ 2.2 V_{out} - \frac{V_{out}^2}{2} \right\} = (3 - V_{out} - 0.4)^2$$

$$\Rightarrow 35.2 V_{out}$$

$$\Rightarrow 16 \left(2.2 V_{out} - \frac{V_{out}^2}{2} \right) = (2.6 - V_{out})^2$$

$$\Rightarrow 16 (4.4 V_{out} - V_{out}^2) = 6.76 - 5.2 V_{out} + V_{out}^2$$

$$\Rightarrow 70.4 V_{out} - 16 V_{out}^2 = 6.76 + 5.2 V_{out} - V_{out}^2 = 0$$

$$\Rightarrow 75.6 V_{out} - 17 V_{out}^2 - 6.76 = 0$$

$$\Rightarrow V_{out} = 4.31V \text{ or } 0.174V$$

$$\therefore V_{out} = 0.174V \text{ [0.174V is correct]}$$

Power

$$I_{ds2} = \frac{\mu_n}{2D} \frac{W_2}{L_2} (V_{gs} - V_{th2})^2$$

$$= \frac{60}{2} \times 2 (3 - 0.174 - 0.4)^2$$

$$= 353.13 \mu A$$

$$P = VI = 3 \times 353 \times 10^{-6} \text{ A}$$

$$= \cancel{1059} 0.001059 \text{ W}$$