

Product \rightarrow PMOS \rightarrow Parallel
(ફેન)
NMOS \rightarrow Series

(NAND, AND, XOR,
XNOR)
વેચનારા બાદ


Sum \rightarrow PMOS \rightarrow ~~Parallel~~ Series




(OR, XOR, NOR)
વેચનારા બાદ


NMOS \rightarrow Parallel

$$\# y = (A + BC)DE$$








NMOS CKT :




NOT Gate using NMOS only:





১। বেশী ল্যাক দিয়ে just বালেন্ট
করা

Multiplexers (MUX)





$0 \rightarrow \bar{x}$
 $1 \rightarrow x$

TT:

| S_1 | S_0 | y |
|-------|-------|-------|
| 0 | 0 | I_0 |
| 0 | 1 | I_1 |
| 1 | 0 | I_2 |
| 1 | 1 | I_3 |

$$y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

NMOS सिस्टम MUX





VLSI

MUX


| S_1 | S_0 | y | NMOS | PMOS |
|-------|-------|-------|-----------------------|-----------------------|
| 0 | 0 | I_0 | $\bar{S}_1 \bar{S}_0$ | $S_1 S_0$ |
| 0 | 1 | I_1 | $\bar{S}_1 S_0$ | $S_1 \bar{S}_0$ |
| 1 | 0 | I_2 | $S_1 \bar{S}_0$ | $\bar{S}_1 S_0$ |
| 1 | 1 | I_3 | $S_1 S_0$ | $\bar{S}_1 \bar{S}_0$ |

PMOS सिस्टम MUX :






CMOS 4x1 MUX



6x1 MUX

| y | S ₂ | S ₁ | S ₀ | y |
|----------------|----------------|----------------|----------------|---|
| I ₀ | 0 | 0 | 0 | |
| I ₁ | 0 | 0 | 1 | |
| I ₂ | 0 | 1 | 0 | |
| I ₃ | 0 | 1 | 1 | |
| I ₄ | 1 | 0 | 0 | |
| I ₅ | 1 | 0 | 1 | |

Extra



Verilog Code:

module space Name (I/Ps, O/Ps);


input space;

output;

and/or/xor/... Name (O/P, I/Ps);

endmodule

VLSI



Module 2X1MUX(I_0, I_1, S_1, y_1);

input I_0, I_1, S_1 ;

output y_1 ;

not not $S_1(w_1, S_1)$;


and and 1(w_2, w_1, I_0);

and and 2(w_3, S_1, I_1);

or or 1(y_1, w_2, w_3);

endmodule

VLSI



Module 2X1MUX(I_0, I_1, S_1, y_1);

input I_0, I_1, S_1 ;

output y_1 ;

not not $S_1(w_1, S_1)$;

and and 1(w_2, w_1, I_0);

and and 2(w_3, S_1, I_1);

or or 1(y_1, w_2, w_3);

endmodule