







Some slides courtesy of:


- "Hardware Systems Modeling", A. Vachoux, EPFL
- CAD slides from Dr. Saheb Zamani


















Mahdi Aminian

CAD



VHDL Code (2-process)


```
begin
state comb:process(reset, bus id, present state, burst, read write, ready)
begin
 if (reset = '1') then
                                          Don't cares assigned to outputs
  oe <= '0'; we <= '-'; addr <= "--";
                                          à optimized
  next state <= idle;</pre>
 else
  case present_state is
   when idle => oe <= '0'; we <= '0'; addr <= "00";
    if (bus_id = "11110011" and ready = '1') then
      next state <= decision;
    else
     next state <= idle;
    end if;
   when decision=> oe <= '0'; we <= '0'; addr <= "00";
    if (read write = '1') then
                                   In every case, a signal must be assigned to the outputs;
     next state <= read1;
                                   otherwise, unwanted latches.
                     --read write='0'
    else
      next_state <= write;</pre>
                                                                                       11
    end if; CAD
                                         Mahdi Aminian
```

```
when read1 => oe <= '1'; we <= '0'; addr <= "00";
 if (ready = '0') then
  next_state <= read1;</pre>
 elsif (burst = '0') then
  next state <= idle;
 else
  next_state <= read2;</pre>
 end if;
when read2 => oe <= '1'; we <= '0'; addr <= "01";
 if (ready = '1') then
  next_state <= read3;</pre>
 else
  next state <= read2;</pre>
 end if;
when read3 => oe <= '1'; we <= '0'; addr <= "10";
 if (ready = '1') then
  next_state <= read4;</pre>
else
  next_state <= read3;</pre>
end if; CAD
                                       Mahdi Aminian
```

```
when read4 => oe <= '1'; we <= '0'; addr <= "11";
     if (ready = '1') then
      next_state <= idle;</pre>
     else
      next_state <= read4;</pre>
     end if;
    when write => oe <= '0'; we <= '1'; addr <= "00";
     if (ready = '1') then
      next_state <= idle;</pre>
     else
      next_state <= write;</pre>
     end if;
  end case;
 end if;
end process state_comb;
```

```
state_clocked:process(clk) begin
  if rising_edge(clk) then
    present_state <= next_state;
  end if;
end process state_clocked;
end;</pre>
```


1) خروجیهایی که از بیتهای حالت به طور ترکیبی دیکد شده اند: (کد قبل)



- اشكال:
- کند

- مزایا: • گویایی کد
- نگهداری آسانتر

2) خروجیهایی که از رجیسترهای خروجی به طور موازی دیکد می شوند:



• انتساب به خروجیها باید در خارج از پروسسی که انتقال حالات در آن تعریف می شود انجام گیرد.


```
architecture state machine of memory controller is
  type StateType is (idle, decision, read1, read2, read3, read4, write);
  signal present state, next state: StateType;
  signal addr d: std logic vector(1 downto 0);
                                                       -- D-input to addr
f-flops
begin
state_comb:process(bus_id, present_state, burst, read_write, ready)
begin
                                        -- addr outputs not defined
  case present state is
     when idle =>
                     oe <= '0'; we <= '0'; -- addr is absent.
       if (bus_id = "11110011" and ready = '1') then
         next_state <= decision; فرض: فقط براى addr اين كار را انجام مى دهيم
       else
                                        (برای we و oe مشکل زمانی نداریم)
         next state <= idle;</pre>
       end if;
     when decision=> oe <= '0': we <= '0':
       if (read write = '1') then
         next state <= read1;</pre>
       else
                       --read write='0'
         next state <= write;</pre>
       end if:
```

```
when read1 => oe <= '1'; we <= '0';
  if (ready = '0') then
     next_state <= read1;</pre>
  elsif (burst = '0') then
     next_state <= idle;</pre>
  else
     next_state <= read2;</pre>
  end if;
when read2 => oe <= '1'; we <= '0';
  if (ready = '1') then
     next_state <= read3;</pre>
  else
     next_state <= read2;</pre>
  end if;
when read3 => oe <= '1'; we <= '0';
  if (ready = '1') then
     next_state <= read4;</pre>
  else
     next_state <= read3;</pre>
  end if;
```


```
when read4 => oe <= '1'; we <= '0';
       if (ready = '1') then
         next_state <= idle;</pre>
       else
         next_state <= read4;</pre>
       end if;
     when write => oe <= '0'; we <= '1';
       if (ready = '1') then
         next_state <= idle;</pre>
       else
         next_state <= write;</pre>
       end if;
  end case;
end process state_comb;
 with next_state select -- D-input to addr flip-flops
     addr_d <= "01" when read2, -- defined here.
         "10" when read3,
         "11" when read4,
         "00" when others;
```

مشكلات:

- FF 2 اضافه.
- برای انتشار بیتهای حالت به FFهای addr، از دو مدار ترکیبی رد می شود (اگر در PLD از 2 سلول استفاده کند می تواند فرکانس ماکزیمم را محدود کند)



(3) خروجیهایی که مستقیماً در بیتهای حالت انکد شده اند (Medvedev)



- State encoding باید به دقت انجام شود.
 - FFهای بیشتری لازم دارد.
- برای خروجی به مدار ترکیبی نیاز ندارد (سرعت بیشتر).

State Encoding

• فرض: فقط برای addr این کار را انجام می دهیم (برای we و oe مشکل زمانی نداریم)

	Addr(1)	Addr(0)	s1	s2
Idle	0	0	0	0
decision	0	0	0	1
Read1	0	0	1	0
Read2	0	1	0	0
Read3	1	0	0	0
Read4	1	1	0	0
Write	0	0	1	1

State Encoding

• اگر برای we و oe هم بخواهیم به همین صورت encode کنیم:

	Addr(1)	Addr(0)	oe	we	s0
Idle	0	0	0	0	0
decision	0	0	0	0	1
Read1	0	0	1	0	0
Read2	0	1	1	0	0
Read3	1	0	1	0	0
Read4	1	1	1	0	0
Write	0	0	0	1	0

```
architecture state_machine of memory_controller is
-- state signal is a std_logic_vector rather than an enumeration type
 signal state : std_logic_vector(4 downto 0);
 constant idle : std_logic_vector(4 downto 0) := "00000";
 constant decision: std_logic_vector(4 downto 0) := "00001";
 constant read1 : std_logic_vector(4 downto 0) := "00100";
 constant read2 : std_logic_vector(4 downto 0) := "01100";
 constant read3 : std_logic_vector(4 downto 0) := "10100";
 constant read4 : std_logic_vector(4 downto 0) := "11100";
 constant write : std_logic_vector(4 downto 0) := "00010";
begin
state_tr:process(reset, clk)
begin -- One-process FSM
 if reset = '1' then
   state <= idle;
 elsif rising_edge(clk) then
   case state is -- outputs not defined here
     when idle =>
       if (bus_id = "11110011") then
         state <= decision;
       end if:
                       -- no else; implicit memory
```

```
when decision=>
 if (read_write = '1') then
   state <= read1;</pre>
 else
                  --read_write='0'
   state <= write;</pre>
 end if;
when read1 =>
 if (ready = '0') then
   state <= read1;
 elsif (burst = '0') then
   state <= idle;
 else
   state <= read2;
 end if;
when read2 =>
 if (ready = '1') then
   state <= read3;
 end if;
                   -- no else; implicit memory
```

```
when read3 =>
       if (ready = '1') then
        state <= read4;
       end if; -- no else; implicit memory
     when read4 = >
       if (ready = '1') then
        state <= idle;
       end if; -- no else; implicit memory
     when write =>
       if (ready = '1') then
        state <= idle;
       end if; -- no else; implicit memory
     when others =>
         state <= "----"; -- don't care if undefined state
         end case;
         end if;
end process state_tr;
-- outputs associated with register values
 we \le state(1);
 oe <= state(2);
 addr <= state(4 downto 3);</pre>
end state_machine;
```