




Some slides courtesy of:

- "Hardware Systems Modeling", A. Vachoux, EPFL
- CAD slides from Dr. Saheb Zamani

Synchronous Design




Register Transfer Methodology

Key elements:

- Registers: store data and represent variables of an algorithm
- Control unit: controls register operations
- Datapath unit: realizes register operations

Basic RT operation:




R_{dest}: destination register

R_{srci}: source registers

F_{comb}: operation to be performed could be arbitrarily complex, but must be realized as a combinational circuit


- The ← notation means that the assignment is actually done at the next clock cycle
- The next signals are FF data inputs
- The <u>reg</u> signals are FF data outputs

Abstract RT Graph



Implicit clocked behavior

RT Block & Timing Diagram



CAD

5

Generic RTL Architecture

Data inputs Control inputs RTL = Register Transfer Level Control unit Control Finite State Machine (FSM) clock signals Sequencer reset -Control Datapath Status Datapath unit unit Unit signals · Operative unit Storage components (registers, register files, memories) Combinational components

Synchronous behavior

comparators, ...)


(ALUs, multipliers, shifters,

Actions triggered at rising or falling clock edge

Data outputs

Control outputs


Finite State Machine



- Next-state logic can be arbitrarily complex random logic
- Different kinds of primary outputs
 - Moore outputs are always synchronous to the clock
 - Mealy outputs depend asynchronously from primary inputs
 - In general, FSMs may have both Moore and Mealy outputs
- Somewhat reduced version of the full generic RTL model

1

RTL Architecture FSM + Datapath (FSMD)




Example: 8-bit Repetitive-Addition Multiplier

Standard algorithm for 4-bit operands

| | | | | a_3 | a_2 | a_1 | a_0 | multiplicand |
|--------------------------|-------------------|--------------------------|--------------------------|--------------------------|---------------|---------------|------------|---------------------------------|
| | | | X | b_3 | b_2 | $b_{_1}$ | b_0 | multiplier |
| | | | | a_3b_0 | a_2b_0 | a_1b_0 | a_0b_0 | |
| | | | $pp_{0,4}$ | $pp_{0,3}$ | $pp_{0,2}$ | $pp_{0,1}$ | $pp_{0,0}$ | partial product pp_0 |
| | | + | a_3b_1 | a_2b_1 | a_1b_1 | a_0b_1 | | |
| | | pp _{1,4} | $pp_{1,3}$ | $pp_{1,2}$ | $pp_{_{1,1}}$ | $pp_{_{1,0}}$ | | partial product pp_1 |
| | + | a_3b_2 | a_2b_2 | a_1b_2 | a_0b_2 | | | |
| | pp _{2,4} | $pp_{2,3}$ | $pp_{2,2}$ | $pp_{2,1}$ | $pp_{2,0}$ | | | partial product pp2 |
| + | a_3b_3 | a_2b_3 | a_1b_3 | a_0b_3 | | | | |
| $pp_{3,4}$ | $pp_{3,3}$ | $pp_{3,2}$ | $pp_{3,1}$ | $pp_{3,0}$ | | | | partial product pp ₃ |
| <i>pp</i> _{3,4} | $pp_{_{3,3}}$ | <i>pp</i> _{3,2} | <i>pp</i> _{3,1} | <i>pp</i> _{3,0} | $pp_{2,0}$ | $pp_{_{1,0}}$ | $pp_{0,0}$ | product |
| | | | | | | | | |

9

Example: 8-bit Repetitive-Addition Multiplier



Combination Implementation

```
entity multn is
   generic (NBITS : natural := 8);
   port (
       signal opa, opb : in std_logic_vector(NBITS-1 downto 0);
       signal prod : out std_logic_vector(2*NBITS-1 downto 0));
end entity multn;
```

```
architecture comb2 of multn is
    use ieee.numeric_std.all;

type opb_vector is array (0 to NBITS-1) of unsigned(NBITS-1 downto 0);
type pp_vector is array (0 to NBITS-1) of unsigned(NBITS downto 0);


signal opau : unsigned(NBITS-1 downto 0); -- unsigned version of opa signal produ : unsigned(2*NBITS-1 downto 0); -- unsigned version of product

signal bv : opb_vector; -- bv(i) = {opb(i), opb(i), ..., opb(i)}
signal pp : pp_vector; -- partial products
...
```

Combination Implementation

```
begin
   opau <= unsigned(opa);
   -- build vectors bv(i) to facilitate later bitwise operations
   BV GEN : for i in 0 to NBITS-1 generate
      bv(i) \leftarrow (others => opb(i));
   end generate BV GEN;
   -- compute partial products (NBITS-1 (N+1)-bit additions)
   pp(0) <= "0" \& (bv(0) and opau);
   PP GEN : for i in 1 to NBITS-1 generate
       pp(i) \leftarrow ("0" \& pp(i-1)(NBITS downto 1)) + ("0" \& (bv(i) and opau));
   end generate PP GEN;
   -- assemble product bits
   produ(2*NBITS-1 downto NBITS-1) <= pp(NBITS-1); -- NBITS+1 most significant bits</pre>
   PROD GEN : for i in NBITS-2 downto 0 generate -- other bits
      produ(i) \leftarrow pp(i)(0);
   end generate PROD GEN;
   prod <= std logic vector(produ);</pre>
end architecture comb2;
```

Comb. 4-bit Multiplier



- Use only one adder and perform additions sequentially
- Algorithm

```
-- pseudo-code for z_out = a_in*b_in
if (a_in = 0 or b_in = 0) z_out = 0;
else {
    a = a_in; b = b_in; z = 0;
    while (b != 0) {
        z = z + a; b = b - 1;
    }
}
z_out = z;
```


- Define external signals (names and types)
 - Asserted when '1' ('0' for signal names with _b suffix)
 - Data inputs: a_in, b_in operands [unsigned NBITS integers]
 - Control inputs: clk, rst_b, start clock, reset, start command [1-bit logic]
 - Data output: z_out product [unsigned 2*NBITS integer]
 - Control output: ready ready to accept new inputs/

previous operation has completed [1-bit logic]

- Define data registers
 - a_reg, b_reg 8-bit unsigned integers
 - z_reg (acc_reg?)
 16-bit unsigned integer

| ↓States E | Oata regs → | а | b | z |
|------------------|-------------|------------|-------------------------------|------------------------------------|
| id | le | a ← a | $b \leftarrow b$ | $\mathbf{z} \leftarrow \mathbf{z}$ |
| ak | 00 | (a ← a_in) | $(b \leftarrow b_in)$ | $z \leftarrow 0$ |
| lo | load | | $b \leftarrow b_in$ | z ← 0 |
| o | р | a ← a | $b \leftarrow b \text{ - } 1$ | $z \leftarrow z + a$ |

- RT operations grouped in the same state as long as there is no data dependency and enough HW resources
- Define data path associated to register a
 - No specific functional unit needed
- Define data path associated to register z
 - · Functional unit: adder
 - Output: add_out 16-bit unsigned integer
- Define data path associated to register b
 - Functional unit: decrementor
 - Output: sub_out 8-bit unsigned integer



```
entity multn is
  generic (NBITS : natural := 8);
  port (
    signal clk, rst b : in std logic; -- clock, reset (asserted low)
    signal start : in std logic; -- ext. input command
    signal a in, b in : in std logic vector(NBITS-1 downto 0); -- ext. input data
    signal ready : out std logic; -- ext. output status
                    : out std_logic_vector(2*NBITS-1 downto 0)); -- ext. output data
    signal z out
end entity multn;
architecture fsmd of multn is
 constant ZERO : unsigned(NBITS-1 downto 0) := to unsigned(0, NBITS);
 type state type is (ST IDLE, ST ABO, ST LOAD, ST OP);
 constant RST STATE : state type := ST IDLE;
 signal state reg, state next : state type;
 -- data registers
 signal a reg, a next : unsigned(NBITS-1 downto 0);
 signal b reg, b next : unsigned(NBITS-1 downto 0);
 signal z reg, z next : unsigned(2*NBITS downto 0);

    Define internal control signals

 -- internal status signals
                                                      • state_reg 2-bit std logic vector
 signal opa0, opb0, breg0 : std logic;

    Define internal status signals

  -- functional unit outputs
                                                                 1-bit logic vector, '1' if a in = 0, '0' otherwise

    opa0

 signal add out : unsigned(2*NBITS-1 downto 0);
                                                      opb0
                                                                 1-bit logic vector, '1' if b in = 0, '0' otherwise
 signal sub out : unsigned(NBITS-1 downto 0);
                                                                 1-bit logic vector, '1' if b reg = 0, '0' otherwise
                                                      breg0
```

```
begin -- architecture fsmd

-- control part: state register
CP_SR: process (clk, rst_b)
begin
    if rst_b = '0' then
        state_reg <= RST_STATE;
    elsif rising_edge(clk) then
        state_reg <= state_next;
    end if;
end process CP_SR;
...</pre>
```

Control part (FSM)

```
-- control part: next-state logic
CP NSL: process (state reg, start, opa0, opb0, breg0)
begin
  state next <= state reg; -- avoid latches
  case state reg is
    when ST IDLE => if start = '1' then
                       if opa0 = '1' or opb0 = '1' then
                         state next <= ST AB0;</pre>
                       else
                         state next <= ST LOAD;
                       end if;
                     end if:
    when ST AB0 => state next <= ST IDLE;</pre>
    when ST LOAD => state next <= ST OP;
    when ST OP => if breg0 = '1' then
                       state next <= ST IDLE;</pre>
                    end if;
  end case;
end process CP NSL;
-- control part: output logic
CP OL : ready <= '1' when state reg = ST IDLE else '0';
```

```
-- datapath: data registers
DP DR : process (clk, rst b)
begin
  if rst b = '0' then
    a reg <= (others => '0');
    b reg <= (others => '0');
    z reg <= (others => '0');
  elsif rising edge(clk) then
    a reg <= a next;
    b reg <= b next;
    z reg <= z next;</pre>
  end if;
end process DP DR;
-- datapath: status signals
opa0 <= '1' when a in = ZERO else
        '0':
opb0 <= '1' when b in = ZERO else
        '0';
breg0 <= '1' when b next = ZERO else</pre>
         '0':
```

Datapath

CAD

```
-- datapath: routing mux
  DP RMUX : process (state reg, a in, b in, a reg,
                      b reg, z reg, add out, sub out)
  begin
    a next <= a reg; -- avoid latches
    b next <= b reg;
    z next <= z reg;</pre>
    case state reg is
      when ST IDLE => null;
      when ST AB0 => z next <= (others => '0');
      when ST LOAD => a next <= unsigned(a in);</pre>
                       b next <= unsigned(b in);</pre>
                       z next <= (others => '0');
      when ST OP => z next <= add out;
                       b next <= sub out;</pre>
    end case;
  end process DP RMUX;
  -- datapath: functional units
  add out <= (ZERO & a reg) + z reg;
  sub out <= b reg - 1;
  -- datapath: data output
  z out <= std logic vector(z reg);</pre>
end architecture rtl fsmd;
```

Mandi Aminian