




Some slides courtesy of:

- "Hardware Systems Modeling", A. Vachoux, EPFL
- CAD slides from Dr. Saheb Zamani

Sequential Statements

Sequential Statements

- Executed according to the order in which they appear
- Permitted only within processes and subprograms
- Used to describe algorithms



IF Statement

if CONDITION then

-- sequential statements
end if;

if CONDITION then

-- sequential statements **else**

-- sequential statements
end if;

if CONDITION then

- -- sequential statements **elsif** CONDITION **then**
 - -- sequential statements

else

-- sequential statements
end if;

- Condition is a boolean expression
- Optional elsif sequence
 - conditions may overlap
 - priority
- Optional else path
 - executed, if all conditions evaluate to false

IF Statement: Example

```
entity IF_STATEMENT is

port (A, B, C, X : in bit_vector (3 downto 0);

Z : out bit_vector (3 downto 0);
end IF_STATEMENT;
```

```
architecture EXAMPLE1 of IF_STATEMENT is begin process (A, B, C, X) begin Z <= A; if (X = "1111") then Z <= B; elsif (X > "1000") then Z <= C; end if; end process; end EXAMPLE1;
```

```
architecture EXAMPLE2 of IF_STATEMENT is begin process (A, B, C, X) begin

if (X = "1111") then
Z <= B;
elsif (X > "1000") then
Z <= C;
else
Z <= A;
end if;
end process;
end EXAMPLE2;
```

IF Statement: Example

- شرط IF اول داراي بيشترين اولويت است (اگر شرط برقرار باشد بقية دستورات تا آخر skip مي شوند)
 - Z <= B همپوشاني دارند اما به دليل اولويت اولي \leftrightarrow elsif و if دو شرط

```
architecture EXAMPLE1 of IF_STATEMENT is
begin
  process (A, B, C, X)
  begin
  Z <= A;
  if (X = "1111") then
  Z <= B;
  elsif (X > "1000") then
  Z <= C;
  end if;
  end process;
end EXAMPLE1;</pre>
```

```
architecture EXAMPLE2 of IF_STATEMENT is begin process (A, B, C, X) begin

if (X = "1111") then
Z <= B;
elsif (X > "1000") then
Z <= C;
else
Z <= A;
end if;
end process;
end EXAMPLE2;
```

CASE Statement

```
case EXPRESSION is
  when VALUE 1 =>
   -- sequential statements
  when VALUE 21 VALUE 3 =>
   -- sequential statements
  when VALUE_4 to VALUE_N =>
   -- sequential statements
  when others =>
   -- sequential statements
end case;
```

- Choice options must not overlap
- All choice options have to be covered
 - single values
 - selection of values ("|" means "or")
 - value range
 - "when others" covers all remaining choice options

• type عبارت case header باید مطابق type مقادیر باشد.

CASE Statement Example

```
entity CASE_STATEMENT is
  port (A, B, C, X: in integer range 0 to 15;
                 : out integer range 0 to 15;
 end CASE STATEMENT;
 architecture EXAMPLE of CASE STATEMENT is
 begin
  process (A, B, C, X)
  begin
     case X is
      when 0 \Rightarrow
       Z \leq A:
      when 7 | 9 =>
       Z \leq B;
      when 1 \text{ to } 5 \Rightarrow
       Z \leq C:
      when others =>
       Z \le 0;
     end case;
  end process;
 end EXAMPLE;
```

8

Defining Ranges

```
entity RANGE_1 is
port (A, B, C, X : in integer range 0 to 15;
     z : out integer range 0 to 15;
end RANGE 1;
architecture EXAMPLE of RANGE 1 is
begin
  process (A, B, C, X)
  begin
    case X is
     when 0 =>
      Z \leq A:
     when 7 \mid 9 = >
       Z \leq B:
      when 1 to 5 \Rightarrow
       Z <= C:
     when others =>
       Z \le 0:
    end case;
  end process;
end EXAMPLE:
```

```
entity RANGE 2 is
port (A, B, C, X : in std_logic_vector(3 downto 0);
     Z : out std logic vector(3 downto 0);
end RANGE 2:
architecture EXAMPLE of RANGE 2 is
begin
  process (A, B, C, X)
  begin
    case X is
     when "0000" =>
       Z \leq A:
     when "0111" | "1001" =>
      Z \leq B:
      when "0001" to "0101" => -- wrong
       Z <= C:
     when others =>
       Z \le 0:
    end case;
  end process;
 end EXAMPLE;
```

Signed / Unsigned Numbers

Bit-Based Numerical Data Representation

Type unsigned and signed

```
-- unsigned integer value
type unsigned is array (natural range <>) of std_logic;
-- signed integer value
type signed is array (natural range <>) of std_logic;
```

Examples:

```
signal au : unsigned(7 downto 0); -- values 0 to 255
signal as : signed(7 downto 0); -- values -128 to 127 (2's-complement)
```

Supported operators:

```
Relational:
                     = /=
                                < <=
Logical:
                     and
                                nand
                                                           xnor
Arithmetic:
                     abs<sup>(1)</sup> sign -<sup>(1)</sup> +
                     sll srl sla<sup>(2)</sup> sra<sup>(2)</sup> rol
Shift and rotate:
Concatenation:
                     &
                                                      -- required context clause
(1) type signed only (2) VHDL-2008 only
                                                     library ieee;
                                                     use ieee.std logic 1164.all;
                                                     use ieee.numeric std.all;
```

Shift Operators

signal A_BUS, B_BUS, Z_BUS : bit_vector (3 downto 0);

Z_BUS <= A_BUS sll 2;

Z_BUS <= B_BUS sra 1;

Z_BUS <= A_BUS ror 3;

Logical Shift




srl



Arithmetic Shift






sra



Rotation

rol



ror



Working with std_(u)logic(_vector) and (un)signed

 Given the following declarations (also valid for variables)

```
signal A_sul : std_ulogic;
signal B_sl : std_logic;
signal C_sulv : std_ulogic_vector(7 downto 0);
signal D_slv : std_logic_vector(7 downto 0);
signal E_uv : unsigned(7 downto 0);
signal F_sv : signed(7 downto 0);
```

Compatible types

```
A_sul <= B_sl;
B_sl <= A_sul;
A_sul <= C_sulv(7);
D_slv(2) <= C_sulv(0);
```

```
-- VHDL-2008 only
C_sulv <= D_slv;
D_slv <= C_sulv;
```

Type casting

```
C_sulv <= std_ulogic_vector(D_slv);
D_slv <= std_logic_vector(C_sulv);
E_uv <= unsigned(D_slv);
F_sv <= signed(D_slv);</pre>
```

```
signal D2_slv, D3_slv : std_logic_vector(D_slv'range);
D_slv <= std_logic_vector(unsigned(D2_slv) + unsigned(D3_slv));</pre>
```

```
signal C2_sulv, C3_sulv : std_ulogic_vector(7 downto 0);
signal F2_sv : signed(8 downto 0);
F2_sv <= signed('0' & C2_sulv) - signed('0' & C3_sulv);</pre>
```

Working with (un)signed and integer

 Given the following declarations (also valid for variables)

```
signal E_uv : unsigned(7 downto 0);
signal F_sv : signed(7 downto 0);
signal G_int : integer;
signal H_nat : natural;
```

Conversion functions

```
G_int <= to_integer(E_uv);
H_nat <= to_integer(E_uv);

G_int <= to_integer(F_sv);</pre>
```

```
E_uv <= to_unsigned(G_int, E_uv'length); -- to_unsigned(arg, size)
F_sv <= to_signed(G_int, F_sv'length); -- to_signed(arg, size)</pre>
```

```
signal G2_int, G3_int : integer;
E_uv <= to_unsigned((G2_int + G3_int), E_uv'length);
F_sv <= to_signed((G2_int - G3_int), F_sv'length);</pre>
```

```
signal F2_sv, F3_sv : signed(7 downto 0);
G_int <= to_integer(F2_sv + F3_sv);</pre>
```

Variable

1-Bit Full Adder: Algorithmic Architecture

- Variable objects can only be declared and used in a process
 - It is forbidden to declare signals in a process
- Sequential statements
 - Variable assignment statement uses the delimiter ":="
- Variables get their new values immediately
- Variables retain their state between process activations

```
architecture algo of fadd1 is
   use ieee.numeric std.all;
begin
   process (opa, opb, cin)
      variable tmp : unsigned(1 downto 0);
   begin
      tmp := (others => '0');
      if opa = '1' then tmp := tmp + 1; end if;
      if opb = '1' then tmp := tmp + 1; end if;
      if cin = '1' then tmp := tmp + 1; end if;
      if tmp > 1 then
         cout <= '1';
      else
         cout <= '0';
      end if;
      if tmp \mod 2 = 0 then
         sum <= '0';
      else
         sum <= '1';
      end if;
   end process;
end architecture algo;
```

Signals or Variables?

Signals

- Represent hardware signals
- Global scope (design entity)
- Complex data structure (driver)
- Assignment with "<="
- Updated in one step after all processes have finished executing
- Most appropriate for expressing concurrent hardware behavior

Variables

- Represent (temporary) storage
- Local scope (process)
- Memory location only
- Assignment with ":="
- Updated immediately after the assignment
- Most appropriate for expressing algorithmic (procedural) behavior
- Signals(variables) can be assigned to variables(signals) of compatible types

For ... Loop

FOR Loops

```
entity FOR_LOOP is
  port (A: in integer range 0 to 3;
      Z : out bit_vector (3 downto 0));
end FOR LOOP;
architecture EXAMPLE of FOR LOOP is
begin
  process (A)
  begin
   Z \le "0000";
    for I in 0 to 3 loop
     if (A = I) then
      Z(I) \le 1;
     end if:
    end loop;
  end process;
end EXAMPLE;
```

- Loop parameter is implicitly declared
 - cannot be declared externally
 - read only access
 - not visible outside the loop
- The loop parameter adopts all values from the range definition
 - integer ranges
 - enumerated types

```
type T_STATE is (START, EXECUTE, FINISH);
...
signal CURRENT_STATE, NEXT_STATE : T_STATE ;
```

Loop Syntax

```
[LOOP_LABEL :]
for IDENTIFIER in DISCRETE_RANGE loop
-- sequential statements
end loop [LOOP_LABEL];

[LOOP_LABEL :]
while CONDITION loop
-- sequential statements
end loop [LOOP_LABEL];
```

- Optional label
- Use especially for nested loops
- Range attributes
 - 'low
 - 'high
 - 'range



Synthesis requirements:

- Loops must have a fixed range
- 'while' constructs usually cannot be synthesized

Loop Examples

```
entity CONV INT is
  port (VECTOR: in std logic vector(7 downto 0);
      RESULT: out integer):
end CONV INT:
```

```
architecture A of CONV_INT is architecture B of CONV_INT
begin
  process(VECTOR)
   variable TMP: integer:
  begin
   TMP := 0;
   for I in 7 downto 0 loop
     if (VECTOR(I)='1') then
      TMP := TMP + 2**I:
     end if:
   end loop:
   RESULT <= TMP;
  end process;
end A:
```

```
is
begin
 process(VECTOR)
   variable TMP: integer:
 begin
   TMP := 0:
   for I in VECTOR'range
loop
    if (VECTOR(I)='1') then
      TMP := TMP + 2**I:
    end if:
   end loop;
   RESULT <= TMP:
 end process;
end B:
```

```
architecture C of CONV INT is
 begin
   process(VECTOR)
    variable TMP: integer;
    variable I
                 : integer:
   begin
    TMP := 0:
    I := VECTOR'high:
    while (I >= VECTOR'low)
 loop
      if (VECTOR(I)='1') then
       TMP := TMP + 2**I:
      end if:
      1 := 1 - 1;
    end loop:
    RESULT <= TMP:
   end process:
 end C;
```

Loop Example

```
entity reduced xor is
                                                  port (
architecture sfor of reduced xor is
                                                     signal a : in std_logic_vector(3 downto 0);
  signal tmp : std_logic_vector(3 downto 0);
                                                     signal z : out std_logic);
begin
                                               end entity reduced xor;
   process (a, tmp)
   begin
      tmp(0) <= a(0);
     for i in 1 to 3 loop
        tmp(i) \le a(i) xor tmp(i-1);
      end loop;
      z \leq tmp(3);
   end process;
end architecture sfor;
```

```
entity reduced_xor is
architecture sfor2 of reduced xor is
                                        port (
begin
                                           signal a : in std_logic_vector(3 downto 0);
  process (a)
                                           signal z : out std_logic);
     variable tmp : std_logic;
                                     end entity reduced xor;
  begin
     tmp := a(0);
     for i in 1 to 3 loop
         tmp := a(i) xor tmp;
     end loop;
     z \le tmp;
  end process;
end architecture sfor2;
```


Loop Example

```
entity reduced xor is
                                                  port (
architecture sfor of reduced xor is
                                                    signal a : in std_logic_vector(3 downto 0);
  signal tmp : std_logic_vector(3 downto 0);
                                                    signal z : out std logic);
begin
                                              end entity reduced xor;
  process (a, tmp)
  begin
     tmp(0) <= a(0);
                                                      z = a(3) \oplus a(2) \oplus a(1) \oplus a(0)
     for i in 1 to 3 loop
        tmp(i) \le a(i) xor tmp(i-1);
     end loop;
      z \le tmp(3):
  end process;
end architecture sfor;
                                        a(3:0)
                         a(3:0)
                                         entity reduced_xor is
architecture sfor2 of reduced xor is
                                            port (
begin
                                               signal a : in std_logic_vector(3 downto 0);
   process (a)
                                               signal z : out std logic);
      variable tmp : std_logic;
                                         end entity reduced xor;
   begin
      tmp := a(0);
                                                 z = a(3) \oplus a(2) \oplus a(1) \oplus a(0)
      for i in 1 to 3 loop
          tmp := a(i) xor tmp;
      end loop;
       z \le tmp;
   end process;
end architecture sfor2;
                                             a(3:0)
                             a(3:0)
```

Concurrent Statements

Concurrent Statements

• Concurrent statements are executed at the same time, independent of the order in which they appear



Conditional Signal Assignment

```
TARGET <= VALUE_1 when CONDITION_1 else
VALUE_2 when CONDITION_2 else
...
VALUE_n;
```

- Condition is a Boolean expression
- Mandatory else path, unless unconditional assignment
 - conditions may overlap
 - priority
- Similar to if ..., else constructs
- هرگاه تغییری روی سیگنالهای سمت راست رخ دهد این انتساب بار دیگر ارزیابی می شود (همیشه فعال است)

Conditional Signal Assignment (Example)

```
entity CONDITIONAL_ASSIGNMENT is
 port (A, B, C, X : in bit vector (3 downto 0);
      Z CONC: out bit vector (3 downto 0):
      Z SEQ : out bit vector (3 downto 0));
end CONDITIONAL ASSIGNMENT;
architecture EXAMPLE of CONDITIONAL ASSIGNMENT i
begin
 -- Concurrent version of conditional signal assignment
 Z CONC <= B when X = "1111" else
            C when X > "1000" else
            A;
-- Equivalent sequential statements
 process (A, B, C, X)
 begin
   if (X = "1111") then
    Z SEQ \le B
   elsif (X > "1000") then
    Z SEQ \ll C;
   else
    Z SEQ \leq A:
   end if:
 end process;
end EXAMPLE;
```

توجه: در پروسس،
 همة سيگنالهاي سمت
 راست انتساب در ليست
 حساسيت آمده اند.

Selected Signal Assignment

```
with EXPRESSION select

TARGET <= VALUE_1 when CHOICE_1,

VALUE_2 when CHOICE_2 | CHOICE_3,

VALUE_3 when CHOICE_4 to CHOICE_5,
...

VALUE_n when others;</pre>
```

- Choice options must not overlap
- All choice options have to be covered
 - single values
 - value range
 - selection of values ("|" means "or")
 - "when others" covers all remaining choice options
- Similar to case ..., when ... constructs

28

Selected Signal Assignment: Example

```
entity SELECTED ASSIGNMENT is
  port (A, B, C, X: in integer range 0 to 15;
       Z CONC: out integer range 0 to 15;
       Z_SEQ : out integer range 0 to 15);
 end SELECTED ASSIGNMENT;
 architecture EXAMPLE of SELECTED_ASSIGNMENT is
 begin
  -- Concurrent version of selected signal assignment
  with X select
    Z CONC \le A when 0.
                B when 7 | 9,
               C when 1 to 5.
                0 when others;
  -- Equivalent sequential statements
  process (A, B, C, X)
  begin
    case X is
      when 0
              => Z SEQ <= A:
      when 719 \Rightarrow Z SEQ \iff B;
      when 1 to 5 \Rightarrow Z SEQ \iff C;
      when others \Rightarrow Z SEQ \iff 0;
  end process;
 end EXAMPLE:
```

29

Concurrent Statements: Summary

Modeling of multiplexers

- conditional signal assignment: decision based upon several signals
- selected signal assignment: decision based upon values of a single signal