




Some slides courtesy of:

- "Hardware Systems Modeling", A. Vachoux, EPFL
- CAD slides from Dr. Saheb Zamani

4-bit Ripple-Carry Adder



```
library ieee;
use ieee.std_logic_1164.all;

entity adder4 is
    port (
        signal a, b : in std_logic_vector(3 downto 0); -- operands
        signal cin : in std_logic; -- input carry
        signal sum : out std_logic_vector(3 downto 0); -- sum
        signal cout : out std_logic); -- output carry
end entity adder4;
```

4-bit Ripple-Carry Adder: Dataflow Architecture (1)

```
a(1) b(1)
                                                                       b(3)
                                                                               a(2) b(2)
                                                                   fadd1
                                                                                fadd1
                                                                                             fadd1
                                                                                                          fadd1
                                                                                                                    C cin
                                                         cout <
                                                                     b3
                                                                                  b2
                                                                                               b1
                                                                                                            b0
architecture dfl of adder4 is
    signal ci : std_logic_vector(1 to 3);
begin
                                                                     s(3)
                                                                                 s(2)
                                                                                              s(1)
                                                                                                            s(0)
    -- bit 0
   B0 S 0 : s(0) \le a(0) \times b(0) \times cin;
   B0 C0 0 : ci(1) \le (a(0) \text{ and } b(0)) \text{ or } (a(0) \text{ and } cin) \text{ or } (b(0) \text{ and } cin);
   -- bit 1
   B0 S 1 : s(1) \le a(1) \times b(1) \times ci(1);
   B0 C0 1 : ci(2) \le (a(1) \text{ and } b(1)) \text{ or } (a(1) \text{ and } ci(1)) \text{ or } (b(1) \text{ and } ci(1));
   -- bit 2
   B0 S 2 : s(2) \le a(2) \times b(2) \times ci(2);
   B0_{C0_2} : ci(3) \le (a(2) \text{ and } b(2)) \text{ or } (a(2) \text{ and } ci(2)) \text{ or } (b(2) \text{ and } ci(2));
   -- bit 3
   B0 S 3 : s(3) \le a(3) \times b(3) \times ci(3);
    B0_C0_3 : cout \langle = (a(3) \text{ and } b(3)) \text{ or } (a(3) \text{ and } ci(3)) \text{ or } (b(3) \text{ and } ci(3));
end architecture dfl;
```

- Not easily scalable
- · Repetitive behavior (or structure) should be better factorized

4-bit Ripple-Carry Adder: Dataflow Architecture (2)

```
b(1)
                                                                                      a(0)
                                                                                          b(0)
architecture dfl2 of adder4 is
   signal ci : std logic vector(0 to 4);
                                                          fadd1
                                                                    fadd1
                                                                             fadd1
                                                                                       fadd1
                                                  cout <
                                                                                        b0
                                                           b3
                                                                     b2
                                                                               b1
begin
   ci(0) \le cin;
                                                           s(3)
                                                                    s(2)
                                                                              s(1)
   STAGES: for k in 0 to 3 generate
       BS : s(k) \le a(k) \times b(k) \times ci(k);
       BCO: ci(k+1) \le (a(k) \text{ and } b(k)) or (a(k) \text{ and } ci(k)) or (b(k) \text{ and } ci(k));
   end generate STAGES;
   cout <= ci(4);
end architecture dfl2;
```

Use of a concurrent loop generate statement

- Sort of a pre-processing macro
- May include any legal concurrent statement
- Loop variable k is implicitly declared and only visible in the generate statement
- Label (here, STAGES) is mandatory

No structure or hierarchy implied

Component Declaration / Component Instantiation

- Hierarchical/structural models
 - Maintained through synthesis

```
component component-name is
   generic (generic-parameters);
  port (signal-ports);
end component component-name;
```

- Component declaration
 - In an architecture declarative part or in a package declaration
 - Similar to an entity declaration, but:

A component declaration defines what is needed (prototype of a design entity)
An entity declaration defines what is available
A configuration may be required to bind both

- Component instantiation
 - In an architecture statement part

```
label : component component-name
generic map (generic-parameter-bindings)
port map (signal-port-bindings);
```

Direct instantiation does not need any component declaration


```
label : entity library-name.entity-name(architecture-name)
port map (signal-port-bindings);
```

1-Bit Full Adder: Structural Architecture

```
Architecture Structural of adder4 is
 signal Ci : std_logic_vector (3 downto 1);
begin
 Add0: entity work.fadd1(dfl)
      port map (opa=>a(0), opb=>b(0),
                cin=>cin, sum=>sum(0),cout=>Ci(1));
 Add1: entity work.fadd1(dfl)
       port map (a(1), b(1), Ci(1), sum(1), Ci(2) );
 Add2: entity work.fadd1(dfl)
       port map (opb=>b(2), opa=>a(2),
                cin=>Ci(2), cout=>Ci(3), sum=>sum(2));
  Add3: entity work.fadd1(dfl)
       port map (a(3), b(3), Ci(3), sum(3), Cout );
end architecture structural;
```


- Component instances interconnected through signals
 - port map
- Direct instantiations of existing design entities from design library
- Each component instance is similar to a process

Testbench Model Architecture



Testbench

- VHDL code for top level
- No interface signals
- Instantiation of design
- Statements for stimuli generation
- Simple testbenches: response analysis by waveform inspection
- Sophisticated testbenches may need >50%
 of complete project resources



Basic Structure of a VHDL Testbench Model

```
library ieee;
use ieee.std logic 1164.all;
-- + other required packages...
entity testbench is
end entity testbench;
architecture bench of testbench is
   -- constant, signal, subprogram declarations...
begin
   -- instantiation of design entity under verif.
  DUV : entity work.uut ent(uut arch)
      generic map (...) -- if needed
      port map (...);
```

```
-- stimulus generation
   STIM : process
   begin
      wait; -- forever
   end process STIM;
   -- monitoring and checks
   CHK: process
   begin
   end process CHK;
end architecture bench;
```

- Testbench interacts with DUV as if it was another hardware component
 - · Concurrency and timing issues
- Processes STIM and CHK may also be defined as components
- Testbench is not intended to be synthesized

Simple Testbench Example

```
entity ADDER IS

port (A,B: in bit;
CARRY,SUM: out bit);
end ADDER;
architecture RTL of ADDER is
begin
ADD: process (A,B)
begin
SUM <= A xor B;
CARRY <= A and B;
end process ADD;
end RTL;
```

```
entity TB ADDER IS
end TB ADDER:
architecture TEST of TB ADDER is
 component ADDER
    port (A, B:
                     in bit:
      CARRY, SUM: out bit);
 end component;
 signal A I, B I, CARRY I, SUM I: bit;
begin
 DUT: ADDER port map (A I, B I, CARRY I, SUM I);
 STIMULUS: process
 begin
   A I <= '1': B I <= '0':
   wait for 10 ns;
   A I <= '1'; B I <= '1';
   wait for 10 ns:
   -- and so on ...
 end process STIMULUS:
end TFST
configuration CFG TB ADDER of TB ADDER is
for TEST
 for DUT:ADDER use entity work.ADDER(RTL);
end for:
end CFG_TB_ADDER;
                                                     10
```


Mahdi Aminian

Examples of a Stimulus Generation Process

```
signal s : std_logic := '0';

STIM_GEN1 : process
begin
    wait for 5 ns;
    s <= '1', '0' after 10 ns, '1' after 18 ns, '0' after 25 ns;
    wait; -- forever
end process STIM GEN1;</pre>
```

```
STIM_GEN2 : process
begin
   wait for 5 ns;
   s <= '1';
   wait for 10 ns;
   s <= '0';
   wait for 8 ns;
   s <= '1';
   wait for 7 ns;
   s <= '0';
   wait; -- forever
end process STIM_GEN2;</pre>
```



Two functionally equivalent processes

11

Stimulus: Deterministic Waveform

```
signal s : std_logic;
```

 Concurrent or sequential signal assignment

Sequential signal assignment

```
STIM : process
begin

    s <= '0'; wait for 20 ns;
    s <= '1'; wait for 10 ns;
    s <= '0'; wait for 10 ns;
    s <= '1'; wait for 20 ns;
    s <= '1'; wait for 50 ns;
    s <= '0'; wait for 10 ns;
    s <= '0'; wait for 20 ns;
    s <= '1'; wait for 20 ns;
    s <= '0'; wait for 20 ns;
    s <= '1'; wait for 20 ns;
    s <= '1'; wait for 20 ns;
    s <= '0'; wait for 20 ns;
    s <= '0'; wait for 20 ns;
    s <= '0'; wait for 20 ns;
    wait;
end process STIM;</pre>
```



Verification of a Combinational Design Entity

```
library ieee;
use ieee.std_logic_1164.all;

entity fadd1_tb is
end entity fadd1_tb;

architecture bench1 of fadd1_tb is
    constant DELAY : delay_length := 10 ns;
    signal opa, opb, cin : std_logic := '0';
    signal sum, cout : std_logic;
    ...
```

- ♦ DUV: 1-bit full adder
- Verification by inspection

```
begin
   -- instantiation of design entity under verif.

DUV : entity work.fadd1(df1)
   port map (
        opa => opa, opb => opb, cin => cin,
        sum => sum, cout => cout);

-- stimulus generation

STIM1 : opa <= not opa after DELAY;

STIM2 : opb <= not opb after 2*DELAY;

STIM3 : cin <= not cin after 4*DELAY;

end architecture bench1;</pre>
```

