
WM image #3 (index 2): margin 16, Medium, ch_en=0x0F, decision=0
Measured Vivado 2024.1 VCD; functional simulation clock = 10 ns (not physical Fmax)
Medium backend and output
Output pulse detail (10 ns clock)
clk
data_in
margin
mode
ch_en
conv2_en
fc_light_en
fc_full_en
valid_out_6
decision
0x00
0
16
2
1
0x0F
28.50
28.75
29.00
29.25
29.50
29.75
30.00
30.25
30.23
30.24
30.25
30.26
30.27
30.28
30.29
30.30
Simulation time (us)
Simulation time (us)