


SPI

Architecture



RTL Code

```
.rst_n(rst_n),
       .ss_n(SS_n),
       .edge_cnt(edge_cnt)
-- deserielizer instance
   deserielizer d1 (
       .mosi(MOSI),
       .reg_mosi(reg_mosi) ,
       .dser_en(dser_en) ,
       .edge_cnt(edge_cnt) ,
       .clk(clk),
       .rst_n(rst_n) ,
       .rx_data(rx_data) ,
       .rx_valid(rx_valid)
       .tx_data(tx_data),
       .tx_valid(tx_valid),
       .clk(clk),
       .rst_n(rst_n),
       .miso(MISO)
   ram #(.MEM_DEPTH(256) , .ADDR_SIZE(8))
       .clk(clk),
```

```
.rst_n(rst_n),
.din(rx_data),
.rx_valid(rx_valid),
.tx_valid(tx_valid),
.dout(tx_data)
);
endmodule
.rst_n(rst_n),
.din(rx_data),
.rx_valid(rx_valid),
.tx_valid(tx_valid),
.dout(tx_data)
```

```
input
                    [3:0] edge_cnt ,
input
output
            reg
reg
                    [3:0] reg_mosi,
output
                            dser en
                      = 3'b000 ,
parameter
                      = 3'b001 ,
            CHK_CMD
                      = 3'b010 ,
           WRITE
           READ\_ADD = 3'b011,
           READ_DATA = 3'b100;
(*fsm_encoding = "gray"*)
reg [2:0] next_state , current_state ;
always @ (posedge clk or negedge rst_n) begin
    if(!rst_n) begin
       reg_mosi <= 'b0 ;
   else if(!ss_n) begin
```

```
next_state = IDLE ;
end
CHK_CMD : begin
    if(!ss_n && (edge_cnt == 3)) begin
         case(reg_mosi[3:1])
              'b000 : next_state = WRITE ;
             'b001 : next_state = WRITE ;
'b110 : next_state = READ_ADD ;
'b111 : next_state = READ_DATA ;
              default : next_state = IDLE ;
    else begin
         next_state = CHK_CMD ; //waiting 3 clock cycles
end
WRITE : begin
    dser_en = 1;
    if(!ss_n) begin
         next_state = WRITE ;
    else begin
        next_state = IDLE ;
```

```
READ_ADD : begin
                dser_en = 1;
                if(!ss_n) begin
                    next_state = READ_ADD ;
                end
                else begin
                    next_state = IDLE ;
                end
            end
            READ DATA : begin
                dser_en = 1;
                if(!ss_n) begin
                    next_state = READ_DATA ;
                end
                else begin
                    next_state = IDLE ;
                end
            end
            default : next_state = IDLE ;
   end
endmodule
```

```
. .
    module deserielizer (
                          [3:0] reg_mosi ,
       input
                          [3:0] edge_cnt ,
                                 rst_n ,
                          [9:0] rx_data ,
                                 rx_valid
       output
   -- always block
     always @ (posedge clk or negedge rst_n) begin
         if(!rst_n) begin
              rx_data <= 'b0 ;
               rx_valid <= 'b0 ;</pre>
          else begin
              rx_valid <= 1'b0;
              if(dser_en && edge_cnt != 11) begin
                rx_data[9:7] <= reg_mosi[2:0] ; //registered first 3 bits excluding start bit</pre>
                  rx_data[6:0] <= {rx_data[6:0] , mosi} ;
              if(edge_cnt == 11) begin
                 rx_valid <= 1'b1 ;
   endmodule
```


```
else if(flag) begin
             if(cnt == 6) begin
                 flag <= 0 ;
            end
   always @ (posedge clk or negedge rst_n) begin
   if(!rst_n) begin
             case(cnt)
                0 : miso <= tx_data_reg[7] ;</pre>
                 1 : miso <= tx_data_reg[6] ;
                 2 : miso <= tx_data_reg[5] ;
                 3 : miso <= tx_data_reg[4] ;</pre>
                 4 : miso <= tx_data_reg[3] ;
                 5 : miso <= tx_data_reg[2] ;</pre>
                 6 : miso <= tx_data_reg[1] ;</pre>
                 7 : miso <= tx_data_reg[0] ;</pre>
                 default : miso <= 1'b0;</pre>
             endcase
endmodule
```

```
module ram #(
       parameter MEM_DEPTH = 256 ,
       parameter ADDR_SIZE = 8
       input wire
                               rst_n ,
               wire
                       [9:0] din ,
       input
               wire
                               rx_valid ,
       output reg
                               tx_valid ,
       output reg
                      [7:0] dout
   -- memory
     reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
  -- internal register
     reg [ADDR_SIZE-1 : 0] internal_reg ;
   -- always block
       always @ (posedge clk) begin // i made it sync reset to map on memory for fpga
          if(!rst_n) begin
              dout <= 'b0 ;
               tx_valid <= 1'b0 ;</pre>
               internal_reg <= 'b0;</pre>
           else begin
               tx_valid <= 0 ;</pre>
               if(rx_valid) begin
                   case(din[9:8])
                       'b00 : begin
                          internal_reg <= din[7:0] ;</pre>
                           tx_valid <= 1'b0;</pre>
                       'b01 : begin
                           mem[internal_reg] <= din[7:0] ;</pre>
                           tx_valid <= 1'b0;</pre>
                        'b10 : begin
                           internal_reg <= din[7:0];</pre>
                           tx_valid <= 1'b0;</pre>
                       end
                        'b11 : begin
                          tx_valid <= 1'b1;
                           dout <= mem[internal_reg] ;</pre>
                       end
   endmodule
```

TestBench

```
for(i = 0; i<8; i = i+1) begin
   MOSI tb = $random;
   data_reg[7-i] = MOSI_tb ;
    @(negedge clk_tb);
SS_n_tb = 1 ; //end communication
repeat(2) @(negedge clk_tb);
rst_n_tb = 1 ;
SS_n_tb = 0 ; // start communication
for(i = 0; i < 3; i = i+1) begin //specify operation
    if(i == 0) MOSI_tb = 1;
    else if(i == 1) MOSI tb = 1;
   else if(i == 2) MOSI_tb = 0;
    @(negedge clk_tb);
for(i = 0; i<8; i = i+1) begin
   MOSI_tb = address_reg[7-i] ;
   @(negedge clk_tb);
SS_n_tb = 1 ; //end communication
repeat(2) @(negedge clk_tb);
//read data operation
rst_n_tb = 1 ;
SS_n_tb = 0 ; // start communication
for(i = 0 ; i < 3 ; i = i+1) begin //specify operation
    if(i == 0) MOSI_tb = 1;
   else if(i == 1) MOSI_tb = 1;
   else if(i == 2) MOSI_tb = 1;
    @(negedge clk_tb);
```

Waveform



Do file


```
vlib work
vlog ../RTL_SPI/*.v spi_tb.sv
vopt spi_tb -o safwat +acc
vsim safwat
do wave.do
run -all
```

QuestaSim Transcript


successfull read-write operation

Binary encoding


Elaboration Schematic



Synthesis Schematic



Implementation Device



Utilization synthesis

Resource	Utilization	Available	Utilization %
LUT	20	20800	0.10
FF	44	41600	0.11
BRAM	0.50	50	1.00
IO	5	106	4.72

Utilization Implementation

Resource	Utilization	Available	Utilization %
LUT	21	20800	0.10
FF	44	41600	0.11
BRAM	0.50	50	1.00
IO	5	106	4.72

Timing Synthesis

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.518 ns	Worst Hold Slack (WHS):	0.144 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	96	Total Number of Endpoints:	96	Total Number of Endpoints:	47


Timing Implementation

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.546 ns	Worst Hold Slack (WHS):	0.068 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	97	Total Number of Endpoints:	97	Total Number of Endpoints:	47

Encoding Report


State	: 1	New Encoding	Previous Encoding
IDLE	: I	000	000
CHK_CMD)	001	001
WRITE	1	010	010
READ_ADD)	011	011
READ_DATA	.	100	100

Critical Path




Gray encoding


Elaboration Schematic



Synthesis Schematic



Implementation Device



Utilization synthesis

Resource	Utilization	Available	Utilization %
LUT	20	20800	0.10
FF	44	41600	0.11
BRAM	0.50	50	1.00
IO	5	106	4.72

Utilization Implementation

Resource	Utilization	Available	Utilization %
LUT	21	20800	0.10
FF	44	41600	0.11
BRAM	0.50	50	1.00
10	5	106	4.72

Timing Synthesis

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.518 ns	Worst Hold Slack (WHS):	0.144 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	96	Total Number of Endpoints:	96	Total Number of Endpoints:	47

Timing Implementation


Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.375 ns	Worst Hold Slack (WHS):	0.068 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	97	Total Number of Endpoints:	97	Total Number of Endpoints:	47

Encoding Report

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ ADD	010	011
READ DATA	111	100


INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'gray' in module 'fsm'

Critical Path




One hot encoding


Elaboration Schematic



Synthesis Schematic



Implementation Device



Utilization synthesis

Resource	Utilization	Available	Utilization %
LUT	22	20800	0.11
FF	46	41600	0.11
BRAM	0.50	50	1.00
IO	5	106	4.72

Utilization Implementation

Resource	Utilization	Available	Utilization %
LUT	23	20800	0.11
FF	46	41600	0.11
BRAM	0.50	50	1.00
Ю	5	106	4.72

Timing Synthesis

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.518 ns	Worst Hold Slack (WHS):	0.144 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	98	Total Number of Endpoints:	98	Total Number of Endpoints:	49

Timing Implementation


Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.585 ns	Worst Hold Slack (WHS):	0.068 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	99	Total Number of Endpoints:	99	Total Number of Endpoints:	49

Encoding Report

State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	001
WRITE	00100	010
READ_ADD	01000	011
READ_DATA	10000	100

INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'fsm'

Critical Path



Check Lint



Messages

