

BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY



Gate Driver

Prepared by-

Sagar Kumar Das
Ratul Kundu
Shuvo Chandra Pall
MSc 22, BUET

Submitted to-

Dr. Cheng Zhang
Lecturer,
University of Manchester


Supervised by-

Dr. Nadim Chowdhury
Assistant Professor, BUET

Task:

1. Build a half-bridge version with a similar dummy load.
2. You may still use the ideal floating sources for the gate drives, but eventually you'll need to look into possible power supply mechanisms, such as bootstrap circuit.
3. Do the maths to quantify the relationships among driver IC's output current capabilities, gate resistances, MOSFET's Q_g , C_{iss} , C_{oss} and other parameters, and verify by the simulations.

1.Schematic Diagram:



Here,

$$V_{in} = 400V \text{ (Taken from SOA of MOSFET)}$$

Switching_Frequency = 1MHz

Load = 500Ω (Pure resistive)

$$\text{Load_current} = \frac{400}{500} \text{A} = 0.8 \text{A}$$

$$V_{\text{Pulse}} = \begin{cases} 0; & \text{Keeps gate voltage low} \\ 5; & \text{keeps gate voltage high} \end{cases}$$

$$\mathbf{V}_{\text{GS}} = \begin{cases} \mathbf{0}; & \text{switch off} \\ \mathbf{6}; & \text{switch on} \end{cases}$$

$$\underline{\mathbf{2. C_{boot} \text{ (Bootstrap Capacitor)}}} = \begin{cases} 406V ; \text{when Pulse1 is high} \\ 6V ; \text{when Pulse1 is low} \end{cases}$$

3. Calculation and Output:

Here,

ADuM4121 IC:




Figure 1.

V_{DD2} is high voltage input side → Provide V_{GS} through V_{OUT}

V_{OUT} is high voltage output side → MOSFET's gate voltage

From Datasheet of ADuM4121:

$$I_{OUT} (\text{max}) = 2\text{A}$$

$$V_{DD1} = 2.5 \text{ to } 6.5 \text{ V}$$

$$V_{DD2} = 4.5 \text{ to } 35 \text{ V}$$

From the Datasheet of GS660504B:

Input Capacitance, $C_{ISS} = 130 \text{ pF}$

Output Capacitance, $C_{OSS} = 33 \text{ pF}$

Total gate charge, $Q_G = 3 \text{ nC}$

Rise time, $T_r = 4 \text{ ns}$

Fall Time, $T_f = 5.2 \text{ ns}$

Here,

IC's output current = MOSFET's gate current

$$\text{So, Gate input current, } I_{G(\text{on})} = \frac{Q_G}{T_r} = \frac{3}{4} = 750 \text{ mA}$$

$$\text{Gate output current, } I_{G(\text{off})} = \frac{Q_G}{T_f} = \frac{3}{5.2} = 576.92 \text{ mA}$$

Gate Resistance Calculation:

Gate on Resistance:

For first charging of gate capacitor, $T_r = R_{g(\text{on})} C_{ISS}$

$$R_{g(\text{on})} = \frac{T_r}{C_{ISS}} = \frac{4 \text{ ns}}{130 \text{ pF}} = 30.76 \Omega$$

***Gate off resistance:**

Discharging of gate capacitor, $T_f = R_{g(\text{off})} C_{ISS}$


$$R_{g(\text{off})} = \frac{T_f}{C_{ISS}} = \frac{5.2 \text{ ns}}{130 \text{ pF}} = 40 \Omega$$

***{But, $R_{g(\text{off})}$ should be less than $R_{g(\text{on})}$. So didn't use in the circuit}**


Reference for these equation: https://youtu.be/of_v2N5f788

Simulation:

$I_{G(on)}$ Vs time



Gate charge test From MATLAB:



In a gate pulse we found from MATLAB, gate charge is needed **3.45nC**.

From datasheet we find $Q_G = 3 \text{ nC}$. So, our finding value is very close to datasheet.

Gate charge to Gate capacitance:

We know,

$$C = \frac{dQ}{dV}$$

So, in this case,

$$C_{ISS} = \frac{dQ_G}{dV_{GS}}$$

During charging,

Gate charge, Q_G rises $0 \rightarrow 3.45 \text{ nC}$

$$\Rightarrow dQ_G = 3.45 \text{ nC}$$

And

Gate to source voltage, V_{GS} rises $0 \rightarrow 6 \text{ V}$


$$\Rightarrow dV_{GS} = 6 \text{ V}$$

So,

$$C_{ISS} = \frac{3.45 \text{ nC}}{6 \text{ V}} = 575 \text{ pF}$$


From, datasheet we find the value of C_{ISS} is 130 pF which is also close range of founded value from simulation.

$I_{G(off)}$ Vs time



Calculated and simulated value is very close

Gate Resistor VS Gate current:



Both from equation and simulated value we found that if resistance increases, charging time will also increase also power loss will increase.