

Sukkur IBA University Kandhkot Campus

Department of Computer Science BS(CS) III (Fall 2020)

ESE-201: Digital Logic Design Syllabus

General Information

Course Number	ESE-201
Credit Hours	3+1 (Theory Credit Hour = 3, Lab Credit Hours = 1)
Credit Hours	5+1 (Theory Credit Hour = 3, Lab Credit Hours = 1)
Prerequisite	Basic Electronics (ESE-150)
Course Coordinator	Not Specified
Consulting Hours	Wednesday: 11:00 AM to 1:00 PM
Office Location	Faculty Room#04

Course Objectives

This course focuses on understating and designing basic building blocks of a digital system, specifically digital computer. First part of this course covers combinational logic circuits, which includes concepts of digital and analog systems, number systems, logic gates, logic simplification using Boolean algebra and K-Map, SOP, POS, truth table, waveforms, universal gates, adders, comparators, encoders, decoders, seven segment display, multiplexer, demultiplexer etc. Second part of this course covers sequential logic circuits, which covers latches, gated lathes, flip-flops, various shift registers and counters.

Catalog Description

ESE-201		

Course Content

Weeks	Tonics	Suggested Reading		
weeks	Topics	(author/page)		
	Introduction			
	Introductions about course contents, exams etc			
	Digital and Analog Quantities			
	Binary Digits, Logic Levels, and Digital			
1	Waveforms	(Floyd/Chapter 1)		
	Basic Logic Functions			
	Logic Functions			
	Fixed-Function Logic Devices			
	Test and measurement instruments			
	Number Systems			
	Decimal-to-Binary Conversion			
	Binary Arithmetic			
	Complements of Binary Numbers			
	Signed Numbers			
2	Arithmetic Operations with Signed Numbers	(Floyd/Chapter 2)		
	Hexadecimal Numbers			
	Octal Numbers			
	Binary Coded Decimal (BCD)			
	Digital Codes			
	Even and Odd parity			
	Logic Gates			
	The Inverter			
3	The AND Gate			
	The OR Gate	(Floyd/Chapter 3)		
	The NAND Gate			
	The NOR Gate			
	The Exclusive-OR and Exclusive-NOR Gates			

4,5	Boolean Algebra and Logic Simplification				
	Boolean Operations and Expressions				
	Laws and Rules of Boolean Algebra				
	De-Morgan's Theorems				
	Boolean Analysis of Logic Circuits	(Floyd/Chapter 4)			
	Logic Simplification Using Boolean Algebra				
	Standard Forms of Boolean Expressions				
	Boolean Expressions and Truth Tables				
	The Karnaugh Map				
6	Midterm-I Examination, practice, consultation, review and preparation				
	Combinational Logic Analysis				
	Basic Combinational Logic Circuits				
	Implementing Combinational Logic	(Floyd/Chapter 5)			
7					
	The Universal Property of NAND and NOR Gates				
	Combinational Logic Using NAND and NOR Gates				
	Pulse Waveform Operation				
	Functions of Combinational Logic				
	Half and Full Adders				
	Parallel Binary Adders				
	Comparators				
0.0	Decoders	(El 1/01 / 0)			
8,9	Encoders	(Floyd/Chapter 6)			
	Code Converters				
	Multiplexers (Data Selectors)				
	Demultiplexers				
	Parity Generators/Checkers				

	Latches, Flip-Flops, and Timers S-R Latch				
	D-Latch				
	Gated S-R Latch				
10,11	Gated D Latch	(Floyd/Chapter 7)			
	D-Flip-Flop				
	J-K Flip-Flop				
	Flip-Flop Applications 555 Timer IC				
12	Midterm-II Examination, practice, consultation, review and preparation				
	Shift Registers				
	Shift Register Operations				
	Types of Shift Register Data I/Os				
13,14	Bidirectional Shift Registers	(Floyd/Chapter 8)			
	Shift Register Counters				
	Shift Register Applications				
	Counters Finite State Machines				
	Finite State Machines Asynchronous Counters				
	Synchronous Counters				
45.46	Up/Down Synchronous Counters				
15,16	Design of Synchronous Counters	(Floyd/Chapter 9)			
	Cascaded Counters				
	Counter Decoding				
	Counter Applications				
17,18	practice, consultation, review and preparation, Final Examination				

Text Book

1. Floyd, T. L. Digital Fundamentals, 11/e. Pearson Education.

Reference Material

- 1. M. Morris R. Mano, Charles R. Kime, Tom Martin Logic and computer design fundamentals (2015, Prentice Hall)
- 2. Tocci, R. J. (1996). Digital Systems: principles and applications. Pearson Education.

Course Learning Outcomes

	Course Learning Outcomes (CLO)
1	To applythe techniques/methods for simplification of complex logic circuits/expressions/truth tables.
2	To implement the combinational and sequential circuits according to their applications.
3	To use simulation software and hardware kit to analyze combinational and sequential logic circuits.

CLO-SO Map

		SO IDs										
CLO ID	GA1	GA2	GA3	GA4	GA5	GA6	GA7	GA8	GA9	GA10	GA11	GA12
CLO 1	1	0	0	0	0	0	0	0	0	0	0	0
CLO 2	0	0	1	0	0	0	0	0	0	0	0	0
CLO 3	0	0	0	0	1	0	0	0	0	0	0	0

Approvals

Instructor	Adil Khan
Approved By	Not Specified
Last Update	15-Sep-2020