Processor Structure CH: 12 \* Processor Organization. origement of components with 1 Central Processing unit. · The organitation of processor involves serveal 4 Components. -> Control Unit -> AL4 Registers Ceche memory -> BUS. (comunication · Processor Things that it must to 1. Fetch Instruction: reads inst from memory (Rg. cache, mai) 2. Interpret Instruction: ahat action is seguired. 3. Fetch duto: read from memory or I/O. 4. Process data: execution of Instruction. Des coming 5. aixite duta: avrite. data To I/O or memory

" N CHION Register Organization the way registers are structured and wed within a confiner bystem. Register one small high memory units located within The processor. 200 · User - visible segister: the segister that can be directly accessed and whilized by programmers in assembly language programs.

Programmers in assembly language programs.

All these Register used for storing and manipulating data clusing program of execution. General Purpose Register: to of the register used for various puspose during program execution. asithmetic and cogical operation class maipulation and temporary Storage. nain · Ax : Authmetic operation .Bx: Used for pointer to date in memory. .CX: loop and Counting. ·DX: I/O operation and holding data. Dog Registers: Designed for Storing data numerical and characters. AX, BX, CX, DX, These segister also serve as data segisters capable.

used Lo -Address addresses & for mex soldresses. E & of the top of & Sou Sping. Stack Pointer - Condition Code Registers.

also know as Slav - Condition cove as flag register also know as flag register from the processil to executing Certain instruction. - Tero flag (ZF): alien sesult of 1 zero. . Sign Flag(SF): MSB inclicate the negative value SF Set 1 MSB.

overflow flag (OF): operation exceccls the range result cen't be represented Vin analible number of bits. \* Control and Status Registers. the registers within control its opsetion. not visible to Uses. accessed by Control Unit. 1. Bogsam Counter (DC): address of next Instruction to be Fetched 1. Instruction Register: Custent Instruction fetched from memory. 3. Memory address Register (MAR): addiess of a memory location accessed by prosessor. Read/write. 4. Memory Buffer Register (MBR): Store the actual Date written or reacl. \* These used for movement of Clata processor to memory. PSW (Program Status Word): Set of segister within the processor that holds important Status intoo motion and controls Nasious aspects.

used by prossess to make decision branching, handle intersupts, execution sign flag:
. Sign flag:
. Zero flag: It is set one and
. Carry flag: operation. acidition opsation. · Intessupt flag: Intessupt is enable of disable. · Supervisor flag: Program execution in supervisor or user mode. \* Instruction Cycle:

Instruction Cycle is the

Trestruction Cycle is the

Sequence of Geps that a processor goes through to fetch, interrpret Fetch: Read the next Instruction from memory into the processor Execute: person the operation In Instruction. Interupts: If Interrupts are enable and an interrupt has occurred save the Cussent process state and Serve the interrupt.

The Inchirect Cycle:

The inchirect cycle is an aclolitional stage in the execution of Instructions that involves fetching when inclined addressing is used. This stage is adoled to O normal instruction cycle. Ex: Find a house direct and In clisect Pq: Pointess. \* Data Flow: In clase flow cluring the Fetch Cycle of an instruction Serveral Components of the processor work together to getrieve the next instruction from memory.

Processor's feter cycle:

PC, MAR, MBR, IR. · After the fetch cycle the Contents of the TR to Check if it Contents

Contains an operand specifier that inchirect addressing the Inchirect is performed.

Inchisect cycle is performed.

* Instruction Pipelining:- It is a improve their
Instruction O technique
Used in processor to improve their performance by allowing multiple instructions to be processed
used in process allowing multiple
performance de processed
instructions
Smultaneousy. Chiricle the execution
of Instructions into Small & Stage
Las its on task.
491 HS ON
Pinglining Startegy.
· Pipelining Strategy.
Lynner Ly
15 1 18 21 AN 18