Contemporary Cache Structure

- Cache connects to the processor via: data, address and control lines
- Data and Address lines also attach to data and address buffers:
 - ► These in turn attach to system bus to reach the main memory

Contemporary Cache Structure

- When a cache hit occurs:
 - Data and Address Buffers disabled
 - ▶ Communication between processor and cache
- When a cache miss occurs:
 - ▶ Data is loaded from main memory on the data buffers available on system bus
 - Word transferred to cache and processor




Figure 4.6 Typical Cache Organization


4.3 Elements of Cache Design

Cache Address:

- Majority of Modern computers support virtual memory
- With Virtual memory:
 - Address field contains virtual address
 - ▶ Then how to read/write to and from physical memory?
 - ▶ MMU a hardware component:
 - ▶ Translates each virtual address to physical address

Cache Address:

- ▶ With virtual addresses:
 - Cache may be placed between processor and MMU or may be between Processor and Memory



Processor

Logical address

MMU

Physical address

Main memory

Data

(b) Physical cache

Figure 4.7 Logical and Physical Caches

Logical cache (Virtual):

- Stores data using virtual addresses
- Directly accessed via processor
- ▶ No need to go through MMU
- Faster

Physical cache:

- Stores data using physical addresses
- slower

► Cache Size:

- ▶ Should be as minimum as possible
- ▶ Larger the cache, larger the circuit, slower access time

Mapping Function:


- ▶ Fewer cache lines than the memory blocks
- ► An **algorithm**:
 - ▶ Needed for mapping cache lines to memory blocks
- ▶ Also a **means** to determine:
 - which memory block currently occupies a cache line

Mapping Function:

- Direct
- Associative
- ► Set Associative

Direct Memory Mapping

- ▶ It is called Direct Memory mapping because:
 - ▶ All memory blocks are directly mapped onto the cache lines





Main Memory Size: 64 words i.e. $(0, 1, \ldots, 63)$


Block Size: 4 words

No. of Blocks in MM : 64/4 = 16

0	o	1	2	3
1	4	5	6	7
2	8	9	10	11
3	12	13	14	15
4	16	17	18	19
5	20	21	22	23
6	24	25	26	27
7	28	29	30	31
8	32	33	34	35
9	36	37	38	39
10	40	41	42	43
11	44	45	46	47
12	48	49	50	51
13	52	53	54	55
14	56	57	58	59
15	60	61	62	63







Cache Size: 16 words

Line Size: 4 words

Block Size: 4 words

Block Size = Line Size

No. of Lines in Cache: 16/4 = 4 i.e. 0, 1, 2, 3

4 Lines

$$\log_2 4 = \log_2 2^2$$

$$= 2 \text{ bits}$$

$$0 0 \longrightarrow 0$$

$$0 1 \longrightarrow 1$$

$$1 0 \longrightarrow 2$$

$$1 1 \longrightarrow 3$$

