

Contemporary Cache Structure

- ▶ **Cache** connects to the processor via: data, address and control lines
- ▶ **Data and Address lines** also attach to **data and address buffers**:
 - ▶ These in turn attach to **system bus** to reach the main memory

Contemporary Cache Structure

- ▶ When a cache **hit** occurs:
 - ▶ Data and Address Buffers **disabled**
 - ▶ **Communication** between **processor** and **cache**
- ▶ When a cache **miss** occurs:
 - ▶ **Data** is loaded from **main memory** on the **data buffers** available on **system bus**
 - ▶ **Word** transferred to **cache** and **processor**




Figure 4.6 Typical Cache Organization

4.3 Elements of Cache Design

Elements of cache design

▶ **Cache Address:**


- ▶ Majority of Modern computers support virtual **memory**
- ▶ With **Virtual memory**:
 - ▶ Address field contains virtual address
 - ▶ Then how to read/write to and from physical memory?
 - ▶ **MMU** a hardware component:
 - ▶ Translates each virtual address to physical address

Elements of cache design


▶ **Cache Address:**

▶ With virtual addresses:

- ▶ Cache may be placed between processor and MMU or may be between Processor and Memory



(a) Logical cache



(b) Physical cache

Figure 4.7 Logical and Physical Caches

Elements of cache design

▶ **Logical cache (Virtual):**

- ▶ Stores data using virtual addresses
- ▶ Directly accessed via processor
- ▶ No need to go through MMU
- ▶ Faster

▶ **Physical cache:**

- ▶ Stores data using physical addresses
- ▶ slower

Elements of cache design

► **Cache Size:**

- Should be as minimum as possible
- Larger the cache, larger the circuit, slower access time

Elements of cache design

► Mapping Function:

- Fewer cache lines than the memory blocks
- An **algorithm**:
 - Needed for mapping cache lines to memory blocks
- Also a **means** to determine:
 - which memory **block** currently **occupies** a **cache line**


Elements of cache design

► Mapping Function:

- Direct
- Associative
- Set Associative

Direct Memory Mapping

- ▶ It is called Direct Memory mapping because:
 - ▶ All memory blocks are directly mapped onto the cache lines



Main Memory Size : 64 words i.e. (0, 1, ..., 63)

Block Size : 4 words

No. of Blocks in MM : $64 / 4 = 16$

0	0	1	2	3
1	4	5	6	7
2	8	9	10	11
3	12	13	14	15
4	16	17	18	19
5	20	21	22	23
6	24	25	26	27
7	28	29	30	31
8	32	33	34	35
9	36	37	38	39
10	40	41	42	43
11	44	45	46	47
12	48	49	50	51
13	52	53	54	55
14	56	57	58	59
15	60	61	62	63



8 Memory cells

$$\log_2 8 = \log_2 2^3 = 3 \text{ bit places}$$

0	1	2	3	0
4	5	6	7	1
8	9	10	11	2
12	13	14	15	3
16	17	18	19	4
60	61	62	63	15

16 Blocks

$$\log_2 16 = \log_2 2^4$$

$$= 4 \text{ bits}$$

$$\log_2 64 = \log_2 2^6 = 6 \text{ bits}$$

P. A. bits :

(Physical Address bits)



0	0	→	0 th
0	1	→	1 st
1	0	→	2 nd
1	1	→	3 rd



Physical Address Space

P. A. bits :

--	--	--	--	--	--

0 1 1 1 1 1
7 3

2^5 2^4 2^3 2^2 2^1 2^0
32 16 8 4 2 1

0 1 1 1 1 1
 $16 + 8 + 4 + 2 + 1 = 31$

0	0	1	2	3
1	4	5	6	7
2	8	9	10	11
3	12	13	14	15
4	16	17	18	19
5	20	21	22	23
6	24	25	26	27
7	28	29	30	31
8	32	33	34	35
9	36	37	38	39
10	40	41	42	43
11	44	45	46	47
12	48	49	50	51

Cache Size : 16 words

Line Size : 4 words

No. of Lines in Cache : $16 / 4 = 4$ i.e. 0, 1, 2, 3

Block Size : 4 words

Block Size = Line Size

4 Lines

$$\log_2 4 = \log_2 2^2$$

$$= 2 \text{ bits}$$





0 0 → 0

0 1 → 1


1 0 → 2

1 1 → 3





P. A. bits' split :



Tag
bits!?

