

CH: 12

# Processor Structure and Function

## \* Processor Organization.

the arrangement of components within a central processing unit.

- The organization of a processor involves several components.

- Control Unit

- ALU

- Registers

- Cache memory

- BUS. (communication pathway)

- Processor things that it must do

1. Fetch Instruction: reads inst from memory (Rg. cache, main)

2. Interpret Instruction: what action is required.

3. Fetch data: read from memory or I/O.

4. Process data: execution of instruction. performing operation.

5. Write data:

write data to I/O or memory

## \* Register Organization

the way registers are structured and used within a computer system. Register are small high speed memory units located within the processor.

### • User-visible register:

the register that can be directly accessed and utilized by programmers in assembly language programs. these Register used for storing and manipulating data during program execution.

### - General Purpose Register:

the register used for various purpose during program execution. arithmetic and logical operation data manipulation and temporary storage.

• Ax : Arithmetic operation

• Bx : Used for pointer to data in memory.

• Cx : loop and Counting.

• Dx : I/O operation and holding data.

### - Data Registers:

Designed for storing data numerical and characters.

Ax, Bx, Cx, Dx, these register also serve as data registers capable.



- Address Registers.  
used to hold memory addresses. ~~to~~ for indexing. memory allocation next Instruction.
- IP: address of the next Instruction.
- SP: Point to the top of Stack.
- SI: Used for String source.
- DI: Used for String destination.

~~Condition Code Registers~~  
also know as

- Segment Pointers:  
CS, DS, SS, ES
- Index Registers:  
SI, DI, BX
- Stack Pointer  
SP

- Condition Code Registers.

also know as flag register.  
Store the status of the processor  
for executing certain instruction.

- Zero Flag (ZF): when result of operation is zero.

- Sign Flag (SF): MSB indicate the negative value SF set 1 to MSB.

• Overflow Flag (OF): operation exceeds the range. result can't be represented in available number of bits.

\* Control and Status Registers.  
the registers within the processor that are used to control its operation. not visible to user. accessed by control unit.

1. Program Counter (PC): address of next instruction. to be fetched

2. Instruction Register: Current instruction fetched from memory.

3. Memory address Register (MAR): address of a memory location accessed by processor. Read/write.

4. Memory Buffer Register (MBR): Store the actual data written or read.

\* These used for movement of data processor to memory.

• PSW (Program Status Word):  
Set of registers within the processor that holds important status information and controls various aspects.



used by processor to make decision  
branching, handle interrupts, execution

• Sign Flag:

• Zero Flag:

• Carry Flag: It is set one and  
addition operation.

• overflow:

• Interrupt Flag: Interrupt is  
enable or disable.

• Supervisor Flag: Program executing  
in supervisor or user mode.

\* Instruction Cycle:

Instruction Cycle is the  
sequence of steps that a processor  
goes through to fetch, interpret  
and execute instruction.

Fetch: Read the next Instruction  
from memory into the processor

Execute: perform the operation in  
Instruction.

Interrupts: If Interrupts are  
enable and an interrupt  
has occurred save the  
current process state and  
serve the interrupt.

### \* The Indirect Cycle:

The indirect cycle is an additional stage in the execution of Instructions that involves fetching operands from memory especially when indirect addressing is used. This stage is added to normal instruction cycle.

Ex: Find a house. direct and  
Indirect Pg: Pointers.

### \* Data Flow:

In data flow during the fetch cycle of an instruction several components of the processor work together to retrieve the next instruction from memory.

Processor's fetch cycle:

PC, MAR, MBR, IR.

- After the fetch cycle the control unit examines the contents of the IR to check if it contains an operand specifier that indicates indirect addressing. the Indirect cycle is performed.

## ★ Instruction Pipelining:-

It is a technique used in processor to improve their performance by allowing multiple instructions to be processed simultaneously.

- It divide the execution of Instructions into smaller sequential stages. each stage has its own task.

## • Pipelining Strategy.