SAN JOSÉ STATE UNIVERSITY Charles W. Davidson College of Engineering DEPARTMENT OF ELECTRICAL ENGINEERING EE 271 – Advanced Digital System Design and Synthesis

Fall 2016 Final Project Report Implementing a 64-bit Signed Binary Multiplier & Divider Circuit

Name	SHAH SAGAR MANHARLAL	SJSU ID	O11426818
Email	sagar.shah@sjsu.edu	Phone	(669)-235-0564

Executive Summary

While Designing digital circuits, Area and speed are usually conflicting factors. If one try to improve speed by adjusting clock frequency, it results mostly in bigger areas on the other hand low power consumption and smaller area are desirable for better performance. Multipliers and Dividers are one of the most important component of many systems. This project designs a 64-bit Signed Binary Multiplier & Divider Circuit and further Optimized in terms circuit performance.

I. General Project Information

Table I.1: List of EDA Tools Used

EDA Tool Name	Company	You Used it for
VCS	Synopsys	Simulation & test
ModelSim	Mentor Graphics	Simulation & test
Design Vision	Synopsys	Synthesis & optimization

Table I.2: List of Libraries Used

Library file name	Used with	The library is at
	(EDA tool name)	(directories on eecad systems)
WCCOM Toshiba	Synopsys Design	/apps/Toshiba/sjsu/synopsys/tc24
	Compiler	0c/tc240c.db_WCCOM25
BCCOM Toshiba	Synopsys Design	/apps/Toshiba/sjsu/synopsys/tc24
	Compiler	0c/tc240c.db_BCCOM25
NOMIN Toshiba	Synopsys Design	/apps/Toshiba/sjsu/synopsys/tc24
	Compiler	0c/tc240c.db_NOMIN25

 Table I.3: List of Verilog Modules (both design and test modules)

64 – bit Binary Signed Multiplier

Module Name	Ports	Short Description
mul	result, valid, clock, reset, start, opera1, opera2, muordi	64 – bit Binary Signed Multiplier
testmul	result, valid, clock, reset, start, opera1, opera2, muordi	64 – bit Binary Signed Multiplier Testbench
Add_rca64	sum, c_out, a, b, c_in	64 – bit Full Adder
Add_rca	sum, c_out, a, b, c_in	32 – bit Full Adder
Add_rca_4	sum, c_out, a, b, c_in	4 - bit Full Adder
Add_full	sum, c_out, a, b, c_in	Full Adder
Add_half	sum, c_out, a, b	Half Adder

64 – bit Binary Signed Divider

Module Name	Ports	Short Description
div	result, valid, clock, reset, start, opera1, opera2, muordi	64 – bit Binary Signed Divider
testdiv	result, valid, clock, reset, start, opera1, opera2, muordi	64 – bit Binary Signed Divider Testbench
Add_rca64	sum, c_out, a, b, c_in	64 – bit Full Adder
Add_rca	sum, c_out, a, b, c_in	32 – bit Full Adder
Add_rca_4	sum, c_out, a, b, c_in	4 - bit Full Adder
Add_full	sum, c_out, a, b, c_in	Full Adder
Add_half	sum, c_out, a, b	Half Adder

64 – bit Binary Signed Multiplier and Divider

Module Name	Ports	Short Description
muldiv	result, valid, clock, reset, start, opera1, opera2, muordi	64 – bit Binary Signed Multiplier and Divider
testmuldiv	result, valid, clock, reset, start, opera1, opera2, muordi	64 – bit Binary Signed Multiplier and Divider Testbench
Add_rca64	sum, c_out, a, b, c_in	64 – bit Full Adder
Add_rca	sum, c_out, a, b, c_in	32 – bit Full Adder
Add_rca_4	sum, c_out, a, b, c_in	4 - bit Full Adder
Add_full	sum, c_out, a, b, c_in	Full Adder
Add_half	sum, c_out, a, b	Half Adder

II. Implementation Overview




Figure 1: Architecture of Multiplier




Figure 2: Architecture of Divider (non-restoring scheme)

Figure II.1: Block Diagram of 32-bit ALU unit

In this report we have designed 64bit signed multiplier and divider circuit where we are using 32 bit ALU to perform given numbers. We just need to make change in value of "muordi" as it is generalized code for multiplier and divider. In design we have control unit whenever reset is active low and start signal is active high puts circuit in working condition it generates result after 32 clock cycles for multiplier and 33 clock cycles for divider circuit. Design specifications are

such that multiplier takes use of right shift and divider takes use of left shift in operation. We have OPE flag and valid register in the design. Whenever valid register is 1 the result is ready for the operator and OPE flag have different role in both multiplier and divider design. We are saving the cost by using 64bit result register as product/multiplier register in multiplication and remainder/quotient register in division process.




Figure II.2: State Transition Diagram of Sequential Multiplier

There are mainly 5 states as shown in figure. Stage 000/Q0 is a reset state. State 001/Q1 is for Startd 010/Q2 for Multiplication operation. State 011/Q3 is for Valid and 100/Q4 is for Idle. All the conditions and transitions are shown in Control diagram above. When count is equals to 32 valid signal goes HIGH and prodt is available at the outpit.




Figure II.3: State Transition Diagram of Sequential Divider

There are mainly 5 states as shown in figure. Stage 000/Q0 is a reset state. State 001/Q1 is for Startd 010/Q2 for Division operation. State 011/Q3 is for Valid and 100/Q4 is for Idle. All the conditions and transitions are shown in Control diagram above. When count is equals to 33 valid signal goes HIGH and prodt is available at the outpit.

III. RTL-Level (Pre-synthesis) Simulations/Tests

Testbench used are generalized for both 64 bit binary signed Multiplier and Divider circuit where we just need to make sure that we provide right value of clock such that after post synthesis we get correct output and No slack violation. We have to give 0 or 1 to "muordi" to perform Multiplication or Division respectively. The multiplier and divider starts working when reset signal becomes active low and start signal becomes active high. Even in the middle of calculation if reset becomes active high, the circuit stops calculation and returns to the initial state. The calculation starts again with the current set of inputs. So, the testbench includes all such possibilities and exhibits the proper functioning of the circuit. These test cases provide the worst case timing delays for the post synthesis simulation.

Table III.1 – Four Selecte	d Test Data for	r Multiplier (Circuit
-----------------------------------	-----------------	----------------	---------

Test	operal (hex)	opra2 (hex)	result (hex)
Case	_ , ,	_ , ,	
1	-32'h45454545	32'h12121212	-64'hFB1C3D5E89684726
2	32'h24681357	-32'h54545454	-64'hF401DB8302F51B74
3	32'h19283746	32'h56473829	64'h087A823DABF22A36
4	-32'h24681012	-32'h36912151	64'h07C29711D53167B2




Figure III.1a: RTL simulation waveform that contains test case #1




Figure III.1b: RTL simulation waveform that contains test case #2




Figure III.1c: RTL simulation waveform that contains test case #3




Figure III.1d: RTL simulation waveform that contains test case #4

	Table	III.2 -	 Four Selected 	Test Data	for D	ivider Circuit
1	(hov)		oppo 2 (h	OV)		regul+

	200010 22		7 21 1001 011 0010
Test	operal(hex)	opra2 (hex)	result (hex)
Case			
1	-32'h45454545	64'h1212121212121212	-64'hE4E4E4E4-BD37A6F5
2	32'h12121212	-64'h2323232323232323	-64'hF2F2F2F2-0E38E38D
3	32'h54545454	64'h1234567812345678	64'h488CD114-37437435
4	-32'h34343434	-64'h1432143214231423	64'h2A572A57-6309457F




Figure III.2a: RTL simulation waveform that contains test case #1




Figure III.2b: RTL simulation waveform that contains test case #2




Figure III.2c: RTL simulation waveform that contains test case #3





Figure III.2d: RTL simulation waveform that contains test case #4

IV. Synthesis and Optimizations

 Table IV.1: Synthesis Constraints and Results for Multiplier

Trial	Your design constraint settings	Results after synthesis
#	(such as area, clock, delay, etc.)	(such as area, time slack, power, etc.)
1	Area = 1000	Area = 5329.00
	Clock = 1ns	Time Slack = -19.32 (violation)
		Power = 61.5276mW
		Data Arrival Time = 19.76
2	Area = 1000	Area = 5048.50
	Clock =15ns	Time Slack = -4.91 (violation)
		Power = 3.6893mW
		Data Arrival Time = 19.31
3	Area = 1000	Area = 4808.50
	Clock =20ns	Time Slack = -0.15 (violation)
		Power = 2.6677mW
		Data Arrival Time = 19.58
4	Area = 1000	Area = 4613.00
	Clock =21ns	Time Slack = 0.00
		Power = 2.5182mW
		Data Arrival Time = 20.43
5	Area = 1000	Area = 4190.00
	Clock = 30ns	Time Slack = 1.58
		Power = 1.7316mW
		Data Arrival Time = 24.39
6	Area = 1000	Area = 4294.00
	Clock =28ns	Time Slack = 0.01
		Power = 1.9565mW
		Data Arrival Time = 27.28



iTools.SubhashBose.com/grapher

Figure IV.1: Area vs. Delay Curve of Multiplier **Table IV.2**: Synthesis Constraints and Results for Divider

Trial	Your design constraint settings	Results after synthesis
#	(such as area, clock, delay, etc.)	(such as area, time slack, power, etc.)
1	Area = 1000	Area = 6550.00
	Clock = 1ns	Time Slack = -19.10 (violation)
		Power = 75.5802mW
		Data Arrival Time = 19.50
2	Area = 1000	Area = 6081.50
	Clock = 15ns	Time Slack = -5.56 (violation)
		Power = 4.7866mW
		Data Arrival Time = 19.99
3	Area = 1000	Area = 6147.50
	Clock = 20ns	Time Slack = -0.38 (violation)
		Power = 3.4253 mW
		Data Arrival Time = 19.81

Fall 2016

4	Area = 1000	Area = 6041.50
	Clock = 21ns	Time Slack = 0.00
		Power = 3.1950mW
		Data Arrival Time = 20.43
5	Area = 1000	Area = 4879.50
	Clock = 30ns	Time Slack = 0.87
		Power = 2.2428mW
		Data Arrival Time = 28.40
6	Area = 1000	Area = 5102.50
	Clock = 29ns	Time Slack = 0.03
		Power = 2.3098mW
		Data Arrival Time = 28.25




Figure IV.2: Area vs. Delay Curve of Divider

For Values of clock 20ns or less we are getting time slack negative, hence we can say 20ns is most optimized clock possible. Note that to get area minimum we have given clock more than 20ns. The slack is 0.00 and 0.01 between 21ns to 28ns for multiplier and 0.00 to 0.01 between 21ns to 29ns for divider. We can see that our circuit will not work below certain frequency 1/20nS, 50 MHz with 20ns of clock time period in both cases. If we increase clock time period now then Area and Power decreases and Time slack increase depending upon value of clock, but if we take increased clock time period between 21ns to 29ns that won't make any difference in time slack and area, power consumption will decrease which simply means that we can make circuit which works little slower by increasing clock but area and power will decrease which will save cost. Power and Area has inverse relationship with clock, one increases other one decreases. Above graphs clearly plots area and delay inverse relationship when we change the clock period.

V. Gate-Level (Post-synthesis) Dynamic Simulations/Tests

Table V.1 – F	our Selected	Test Data f	for Multij	plier Circuit
----------------------	--------------	-------------	------------	---------------

= ******				
Test	operal (hex)	opra2 (hex)	Time Delay (in time unit)	
Case				
1	-32'h45454545	32'h12121212	60ns = 600ps	
2	32'h24681357	-32'h54545454	60ns = 600ps	
3	32'h19283746	32'h56473829	60ns = 600ps	
4	-32'h24681012	-32'h36912151	60ns = 600ps	




Figure V.1: Gate-level simulation waveform that contains test cases




Figure V.1a: Gate-level simulation waveform that contains test case #1




Figure V.1b: Gate-level simulation waveform that contains test case #2



Figure V.1c: Gate-level simulation waveform that contains test case #3




Figure V.1d: Gate-level simulation waveform that contains test case #4

1 W 1 V 1					
Test	operal (hex)	opra2 (hex)	Time Delay (in time		
Case			unit)		
1	-32'h45454545	64'h1212121212121212	60ns = 600ps		
2	32'h12121212	-64'h2323232323232323	60ns = 600ps		
3	32'h54545454	64'h1234567812345678	60ns = 600ps		
4	-32'h34343434	-64'h1432143214231423	60ns = 600ps		

Table V.2 – Four Selected Test Data for Divider Circuit



Figure V.2a: Gate-level simulation waveform that contains test cases




Figure V.2a: Gate-level simulation waveform that contains test case #1




Figure V.2b: Gate-level simulation waveform that contains test case #2




Figure V.2c: Gate-level simulation waveform that contains test case #3




Figure V.2d: Gate-level simulation waveform that contains test case #4

When we do Gate level simulation with testbench and netlist file which was generated by synthesis script file, resultant output waveforms are not same as the RTL level waveforms. Actual circuit consist of many Gates and wires and hence 'Delay' comes in picture. If we adjust the output waveforms correctly and zoom in the difference between actual result time should be and delayed result time which we have obtained. In both multiplication and division, we are getting delay of 60ns (600ps). In multiplication when we give inputs opera1 and opera2 it should take 32 cycles to give result, but as we can see from waveforms result is coming with delay of 600ps. In division the clock should take 33 cycles but it is taking more 600ps of delay. Any type of delay will affect the performance of the circuit. We should try to minimize the delay by using better constrains.

VI. Conclusion

The above analysis clearly exhibits that the 64bit Divider consumes more area and power as it has more combinational logic as compared to 64bit Multiplier and also works at lower frequency than the 64bit multiplier. In multiplication the result is always as expected but in division if quotient is bigger then 32 bit then result will give only the 32bit and won't carry overflow value. If we take only Multiplier circuit the optimised clock is 28ns and time slack is 0.01 with area and power of 4294 and 1.9565mW. If we take only Divider circuit the optimised clock is 29ns and time slack is 0.03 with area and power of 5102.50 and 2.3098mW. It is clear from above specs, if we use multiplier and divider circuit separately the cost will be almost same for two different arithmetic operations. If we combine both in one design it will save power area and cost of other design with small addition of cost and area, power, clock. If we take both Multiplier and Divider circuit the optimised clock is 29ns and time slack is 0.02 with area and power of 5465.00 and 2.5365mW. Signed numbers are also converted to unsigned with the help of two's compliment method.

Appendix A

A.1 Contents from EDA Tool Configurations and Setup Files

```
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}
#set symbol_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.workview.sdb}
set synthetic_library {dw_foundation.sldb standard.sldb}
set_min_library /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25
min_version /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25
```

A.2 Commands and/or Scripts Used for Simulation and Synthesis

```
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
set link library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db WCCOM25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}
#set symbol_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.workview.sdb}
set synthetic_library {dw_foundation.sldb standard.sldb}
                   /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25
set_min_library
min_version /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25
analyze -format verilog "mul.v"
elaborate "mul"
link
check_design
create_clock clock -name clock -period 28
set_clock_uncertainty 0.25 clock
set_propagated_clock clock
set_max_area 1000
set fix hold clock
compile -map_effort high
report_cell
report_net
update_timing
report_timing -max_paths 5
report_timing >> report_time.txt
report_area >> report_area.txt
report_power >> report_power.txt
```

write -hierarchy -format verilog -output mul_netlist.v

Compile:

```
vcs +v2k "mul.v" "testmul.v"
```

Simulation:

./simv

Presynthesis

Waveform:

gtkwave mul.vcd &

synthesis:

dc_shell -xg -f synthesis.script | tee report.txt

Post synthesis Simulation:

vcs +v2k -debug_all -gui -y /apps/toshiba/sjsu/verilog/tc240c +libext+.tsbvlibp testmul.v mul_netlist.v

Appendix B Completed Verilog Source Codes and Testbenches

For 64bit Multiplier

```
`timescale 10ns/1ns
module mul (result, valid, operal, opera2, clock, reset, start, muordi);
output [63:0] result;
output valid;
input [31:0] opera1;
input [63:0] opera2;
input start, reset, muordi, clock;
reg valid, OPE, w2, w3, w4, idle;
reg [63:0] result, result_copy, result_not, opera2_copy, opera2_not;
reg [31:0] operal_copy, operal_not;
wire reset, start, muordi,cin, cin1a, cin2a, cina, carry, w5, w6;
wire [31:0] opera1;
wire [31:0] w1, w10, w13, w9;
wire [31:0] D, A;
wire [63:0] opera2, B, w11, w12;
integer i;
assign carry =1'b0;
assign A = 1'b0;
assign B = 1'b0;
Add_rca M1 ( w10, , operal_not, A, cin1a);
Add_rca64 M2 ( w11, , opera2_not, B, cin2a);
Add_rca64 M4 ( w12, , result_not, B, cina);
notif1 A1(cin1a, carry, w2);
bufif0 A2 (cin1a, carry, w2);
notif1 A5(cin2a, carry, w3);
bufif0 A6 (cin2a, carry, w3);
notif1 A7(cina, carry, w4);
bufif0 A8 (cina, carry, w4);
always @(operal) begin
w2 = opera1 [31];
if (w2 == 1)begin
operal_not = ~operal;
end else begin
opera1_not = opera1;
end
end
always @(opera2) begin
w3 = opera2 [63];
if (w3 == 1) begin
opera2_not = ~opera2;
```

```
end else begin
opera2_not = opera2;
end
end
initial begin
valid=0;
end
assign w5 = w2;
assign w6 = w3;
reg [2:0] cust, nest;
parameter Q0 = 3'b000,
          Q1 = 3'b001,
          Q2 = 3'b010,
          Q3 = 3'b011,
          Q4 = 3'b100;
always@(posedge clock or posedge reset)
begin
    if (reset)
    begin
        cust = Q0;
    end
    else
    begin
        if (start)
        begin
               cust = Q1;
        end
        else
        begin
            cust = nest;
        end
    end
end
assign cin=0;
assign D= result_copy [63:32];
always @(posedge clock)
case (cust)
Q0: //reset
     if (reset) begin
     result = 0;
      i = 35;
      nest = cust;
      end
Q1: // start
        if (muordi == 1'b0) begin
        w4 = w5^w6;
        i = 0;
        valid = 0;
```

```
OPE =0;
       if (w5==1) begin
       opera1_copy = w10;
       end else begin
       operal_copy = operal;
       end
       if (w6==1) begin
       opera2_copy = w11;
       end else begin
       opera2_copy = opera2;
        result_copy [31:0] = opera2_copy [31:0];
        result_copy [63:32] = 32'h00000000;
       nest = Q2;
      end else begin
      end
Q2: // Multiplication
if(i<32) begin
nest = cust;
i = i+1;
if (i>=0) begin
OPE = result_copy[0];
if( result_copy[0]==1 ) begin
result_copy [63:32] = w1;
result_copy = result_copy >> 1;
end
else if (result_copy[0]==0) begin
result_copy = result_copy >> 1;
end
end
end
else if (i==32) begin
nest = Q3;
valid = 1'b1;
result_not = ~result_copy;
end else begin
valid = 1'b0;
end
Q3: //valid
```

```
if (valid) begin
if (w4==1) begin
result = w12;
nest = Q4;
idle =1;
end else begin
result = result_copy;
end
end
Q4 : // idle state
if (idle)
begin
end
default: nest = Q0;
endcase
Add_rca M3 ( w1, , operal_copy, D,cin);
endmodule
`timescale 10ns/1ns
module Add_rca64 (sum, c_out, a, b, c_in);
output [63:0] sum;
output c_out;
  input [63:0] a, b;
input c_in;
wire c_in32, c_out;
wire [63:0] sum;
  Add_rca M1 (sum[31:0], c_in32, a[31:0], b[31:0], c_in);
  Add_rca M2 (sum[63:32], c_out, a[63:32], b[63:32], c_in32);
endmodule
`timescale 10ns/1ns
module Add_rca (sum, c_out, a, b, c_in);
output [31:0] sum;
output c_out;
  input [31:0] a, b;
input c in;
wire c_in4, c_in8, c_in12, c_in16, c_in20, c_in24, c_in28, c_out;
wire [31:0] sum;
  Add_rca_4 M1 (sum[3:0], c_in4, a[3:0], b[3:0], c_in);
  Add_rca_4 M2 (sum[7:4], c_in8, a[7:4], b[7:4], c_in4);
  Add_rca_4 M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8);
  Add_rca_4 M4 (sum[15:12], c_in16, a[15:12], b[15:12], c_in12);
  Add_rca_4 M5 (sum[19:16], c_in20, a[19:16], b[19:16], c_in16);
  Add_rca_4 M6 (sum[23:20], c_in24, a[23:20], b[23:20], c_in20);
  Add_rca_4 M7 (sum[27:24], c_in28, a[27:24], b[27:24], c_in24);
  Add_rca_4 M8 (sum[31:28], c_out, a[31:28], b[31:28], c_in28);
endmodule
`timescale 10ns/1ns
module Add_rca_4 (sum, c_out, a, b, c_in);
```

```
output [3: 0] sum;
output c_out;
  input [3: 0] a, b;
input c_in;
wire [3: 0] sum;
wire c in2, c in3, c in4;
Add_full M1 (sum[0], c_in2, a[0], b[0], c_in);
Add_full M2 (sum[1], c_in3, a[1], b[1], c_in2);
Add_full M3 (sum[2], c_in4, a[2], b[2], c_in3);
Add_full M4 (sum[3], c_out, a[3], b[3], c_in4);
endmodule
`timescale 10ns/1ns
module Add_full (sum, c_out, a, b, c_in);
output sum, c_out;
input a, b, c_in;
wire w1, w2, w3;
Add_half M1 (w1, w2, a, b);
Add_half M2 (sum, w3, w1, c_in);
or M3 (c_out, w2, w3);
endmodule
`timescale 10ns/1ns
module Add_half (sum, c_out, a, b);
output sum, c_out;
input a, b;
xor M1 (sum, a, b);
and M2 (c_out, a, b);
endmodule
```

Test Bench for Multiplier

```
// Code your testbench here

// or browse Examples

`timescale 1 ns/10 ps

//`include "mul.v"
module test_mul();

reg [31:0] opera1;

reg [63:0] opera2;

reg start, clock, muordi, reset;

wire valid;

wire [63:0] result;

mul M1 (result, valid, opera1, opera2, clock, reset, start, muordi);

initial begin
```

```
$monitor ($time,,"opera1=%b, opera2=%b, start=%b, clock=%b, muordi=%b,
reset=%b, valid=%b, result=%b", opera1, opera2, start, clock, muordi, reset,
valid, result);
end
initial begin
// clock=0;
muordi = 0;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 reset = 0;
operal = -32'h45454545;
opera2 = 64'h1212121212121212;
#20 \text{ start} = 1;
#20 start =0;
#1500 \text{ reset} = 1;
#15 reset = 0;
opera1 = 32'h24681357;
opera2 = -64'h545454545454545454;
#20 start = 1;
#20 start =0;
#1500 \text{ reset} = 1;
#15 \text{ reset} = 0;
operal = 32'h19283746;
opera2 = 64'h5647382956473829;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 \text{ reset} = 0;
opera1 = -32'h24681012;
```

```
opera2 = -64'h3691215136912151;
#20 start = 1;
#20 start =0;
#2000 $finish;
end
initial begin
$dumpfile("mul.vcd");
$dumpvars(0, test_mul);
end
//clock assigned
initial begin
clock =0;
forever begin
#10 clock=~clock;
end
end
endmodule
```

For 64bit Divider

```
`timescale 10ns/1ns
module div (result, valid, operal, opera2, clock, reset, start, muordi);
output [63:0] result;
output valid;
input [31:0] operal;
input [63:0] opera2;
input start, reset, muordi, clock;
reg valid, OPE, w2, w3, w4, idle;
reg [63:0] result, result_copy, result_not, opera2_copy, opera2_not;
reg [31:0] operal_copy, operal_copydiv, operal_not, operal_copy_not;
wire reset, start, muordi, cin, cinla, cinlb, cin2a, cina, carry, w5, w6;
wire [31:0] operal;
wire [31:0] w1, w10, w13, w9;
wire [31:0] D, A;
wire [63:0] opera2, B, w11, w12;
integer i;
assign carry =1'b0;
assign A = 1'b0;
assign B = 1'b0;
Add_rca M1 ( w10, , operal_not, A, cin1a);
Add_rca M6 ( w13, , operal_copy_not, A, cin1b);
Add_rca64 M2 ( w11, , opera2_not, B, cin2a);
Add_rca64 M4 ( w12, , result_not, B, cina);
notif1 A1(cin1a, carry, w2);
bufif0 A2 (cin1a, carry, w2);
notif1 A5(cin2a, carry, w3);
bufif0 A6 (cin2a, carry, w3);
notif0 A3 (cin1b, carry, w2);
bufif1 A4 (cin1b, carry, w2);
notif1 A7(cina, carry, w4);
bufif0 A8 (cina, carry, w4);
always @(operal) begin
w2 = opera1 [31];
if (w2 == 1)begin
operal_not = ~operal;
operal_copy_not = operal;
end else begin
operal_not = operal;
operal_copy_not = ~operal;
end
end
always @(opera2) begin
w3 = opera2 [63];
if (w3 == 1) begin
```

```
opera2_not = ~opera2;
end else begin
opera2_not = opera2;
end
end
initial begin
valid=0;
end
assign w5 = w2;
assign w6 = w3;
reg [2:0] cust, nest;
parameter Q0 = 3'b000,
          Q1 = 3'b001,
          Q2 = 3'b010,
          Q3 = 3'b011,
          Q4 = 3'b100;
always@(posedge clock or posedge reset)
begin
    if (reset)
    begin
        cust = Q0;
    end
    else
    begin
        if (start)
        begin
               cust = Q1;
        end
        else
        begin
            cust = nest;
        end
    end
end
assign cin=0;
assign D= result_copy [63:32];
always @(posedge clock)
case (cust)
Q0: //reset
     if (reset) begin
     result = 0;
     // opera1_copy = 0;
      //opera2_copy =0;
      valid = 0;
      result_not = 64'h0;
      result_copy = 64'h0;
      //w2 = 0;
      //w3 = 0;
      //w4 = 0;*/
      i = 35;
```

```
nest = cust;
      end
Q1: // start
       if (muordi == 1'b1) begin
     w4 = w5^w6;
     OPE = 1;
     i = 0;
     valid = 0;
     operal_copy = w10;
     operal_copydiv = w13;
     opera2_copy = w11;
     result_copy [63:0] = opera2_copy [63:0];
       nest = Q2;
      end
Q2 : // division state
if (i<32) begin
valid= 1'b0;
i = i + 1;
   if(OPE==1) begin
    result_copy [63:32] = w9;
if (result_copy[63]==0) begin
result_copy = result_copy << 1;</pre>
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result copy[63]==1) begin
result_copy = result_copy << 1;</pre>
result_copy [0] = 1'b0;
OPE = 1'b0;
end
   end
   else if (OPE==0) begin
   result_copy [63:32] = w1;
if (result_copy[63]==0) begin
result_copy = result_copy << 1;</pre>
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result copy[63]==1) begin
result_copy = result_copy << 1;</pre>
result_copy [0] = 1'b0;
OPE = 1'b0;
```

```
end
   end
 end
else if (i==32) begin
nest = Q3;
valid =1'b1;
i = i + 1;
if(OPE==1) begin
result_copy [63:32] = w9;
if (result_copy[63]==0) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result_copy[63]==1) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b0;
OPE = 1'b0;
end
end
else if (OPE==0) begin
result_copy [63:32] = w1;
if (result_copy[63]==0) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result_copy[63]==1) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b0;
OPE = 1'b0;
end
end
result_not = ~result_copy;
end
Q3: //valid
if (valid) begin
```

```
if (w4==1) begin
result = w12;
nest = Q4;
idle =1;
end else begin
result = result_copy;
end
end
Q4 : // idle state
if (idle)
begin
end
default: nest = Q0;
endcase
Add_rca M3 ( w1, , operal_copy, D,cin);
Add_rca M5 ( w9, , operal_copydiv, D,cin);
endmodule
`timescale 10ns/1ns
module Add_rca64 (sum, c_out, a, b, c_in);
output [63:0] sum;
output c_out;
  input [63:0] a, b;
input c_in;
wire c_in32, c_out;
wire [63:0] sum;
  Add_rca M1 (sum[31:0], c_in32, a[31:0], b[31:0], c_in);
  Add_rca M2 (sum[63:32], c_out, a[63:32], b[63:32], c_in32);
endmodule
`timescale 10ns/1ns
module Add_rca (sum, c_out, a, b, c_in);
output [31:0] sum;
output c_out;
  input [31:0] a, b;
input c_in;
wire c_in4, c_in8, c_in12, c_in16, c_in20, c_in24, c_in28, c_out;
wire [31:0] sum;
  Add_rca_4 M1 (sum[3:0], c_in4, a[3:0], b[3:0], c_in);
  Add_rca_4 M2 (sum[7:4], c_in8, a[7:4], b[7:4], c_in4);
  Add_rca_4 M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8);
  Add_rca_4 M4 (sum[15:12], c_in16, a[15:12], b[15:12], c_in12);
  Add_rca_4 M5 (sum[19:16], c_in20, a[19:16], b[19:16], c_in16);
  Add_rca_4 M6 (sum[23:20], c_in24, a[23:20], b[23:20], c_in20);
  Add_rca_4 M7 (sum[27:24], c_in28, a[27:24], b[27:24], c_in24);
  Add_rca_4 M8 (sum[31:28], c_out, a[31:28], b[31:28], c_in28);
endmodule
`timescale 10ns/1ns
module Add_rca_4 (sum, c_out, a, b, c_in);
  output [3: 0] sum;
```

```
output c_out;
  input [3: 0] a, b;
input c_in;
wire [3: 0] sum;
wire c_in2, c_in3, c_in4;
Add_full M1 (sum[0], c_in2, a[0], b[0], c_in);
Add_full M2 (sum[1], c_in3, a[1], b[1], c_in2);
Add_full M3 (sum[2], c_in4, a[2], b[2], c_in3);
Add_full M4 (sum[3], c_out, a[3], b[3], c_in4);
endmodule
`timescale 10ns/1ns
module Add_full (sum, c_out, a, b, c_in);
output sum, c_out;
input a, b, c_in;
wire w1, w2, w3;
Add_half M1 (w1, w2, a, b);
Add_half M2 (sum, w3, w1, c_in);
or M3 (c_out, w2, w3);
endmodule
`timescale 10ns/1ns
module Add_half (sum, c_out, a, b);
output sum, c_out;
input a, b;
xor M1 (sum, a, b);
and M2 (c_out, a, b);
endmodule
                              Test Bench for Divider
// Code your testbench here
// or browse Examples
`timescale 1 ns/10 ps
module test_div();
reg [31:0] operal;
reg [63:0] opera2;
reg start, clock, muordi, reset;
wire valid;
wire [63:0] result;
div M1 (result, valid, opera1, opera2, clock, reset, start, muordi);
initial begin
```

```
$monitor ($time,,"operal=%b, opera2=%b, start=%b, clock=%b, muordi=%b,
reset=%b, valid=%b, result=%b", opera1, opera2, start, clock, muordi, reset,
valid, result);
end
initial begin
muordi = 1;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 \text{ reset} = 0;
opera1 = -32'h45454545;
opera2 = 64'h12121212121212;
#20 start = 1;
#20 start =0;
#1500 \text{ reset} = 1;
#15 reset = 0;
opera1 = 32'h12121212;
opera2 = -64'h2323232323232323;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 \text{ reset} = 0;
opera1 = 32'h54545454;
opera2 = 64'h1234567812345678;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 \text{ reset} = 0;
opera1 = -32'h3434343;
opera2 = -64'h1432143214231423;
```

```
#20 start = 1;
#20 start =0;
#2000 $finish;
end
initial begin
$dumpfile("div.vcd");
$dumpvars(0, test_div);
end
//clock assigned
initial begin
clock =0;
forever begin
#10 clock=~clock;
end
end
endmodule
```

For 64bit Multiplier and Divider

```
`timescale 10ns/1ns
module muldiv (result, valid, clock, reset, start, opera1, opera2, muordi);
output [63:0] result;
output valid;
input [31:0] opera1;
input [63:0] opera2;
input start, reset, muordi, clock;
reg valid, OPE, w2, w3, w4, idle;
reg [63:0] result, result_copy, result_not, opera2_copy, opera2_not;
reg [31:0] operal_copy, operal_copydiv, operal_not, operal_copy_not;
wire reset, start, muordi, cin, cinla, cinlb, cin2a, cina, carry, w5, w6;
wire [31:0] opera1;
wire [31:0] w1, w10, w13, w9;
wire [31:0] D, A;
wire [63:0] opera2, B, w11, w12;
integer i;
assign carry =1'b0;
assign A = 1'b0;
assign B = 1'b0;
Add_rca M1 ( w10, , operal_not, A, cin1a);
Add_rca M6 ( w13, , operal_copy_not, A, cin1b);
Add_rca64 M2 ( w11, , opera2_not, B, cin2a);
Add_rca64 M4 ( w12, , result_not, B, cina);
notif1 A1(cin1a, carry, w2);
bufif0 A2 (cin1a, carry, w2);
notif1 A5(cin2a, carry, w3);
bufif0 A6 (cin2a, carry, w3);
notif0 A3 (cin1b, carry, w2);
bufif1 A4 (cin1b, carry, w2);
notif1 A7(cina, carry, w4);
bufif0 A8 (cina, carry, w4);
always @(operal) begin
w2 = opera1 [31];
if (w2 == 1)begin
opera1_not = ~opera1;
operal_copy_not = operal;
end else begin
operal_not = operal;
operal_copy_not = ~operal;
end
end
always @(opera2) begin
w3 = opera2 [63];
if (w3 == 1) begin
```

```
opera2_not = ~opera2;
end else begin
opera2_not = opera2;
end
end
initial begin
valid=0;
end
assign w5 = w2;
assign w6 = w3;
reg [2:0] cust, nest;
parameter Q0 = 3'b000,
          Q1 = 3'b001,
          Q2 = 3'b010,
          Q3 = 3'b011,
          Q4 = 3'b100,
          Q5 = 3'b101;
always@(posedge clock or posedge reset)
begin
    if (reset)
    begin
        cust = Q0;
    end
    else
    begin
        if (start)
        begin
               cust = Q1;
        end
        else
        begin
            cust = nest;
        end
    end
end
assign cin=0;
assign D= result_copy [63:32];
always @(posedge clock)
case (cust)
Q0: //reset
     if (reset) begin
     result = 0;
      /*opera1_copy = 0;
      opera2_copy =0;
      valid = 0;
      result_not = 64'h0;
      result_copy = 64'h0;
      w2 = 0;
      w3 = 0;
      w4 = 0;*/
      i = 35;
```

```
nest = cust;
      end
Q1: // start
       if (muordi == 1'b0) begin
        w4 = w5^w6;
        i = 0;
        valid = 0;
        OPE =0;
        //result_copy = result;
       if (w5==1) begin
       operal_copy = w10;
       end else begin
       opera1_copy = opera1;
       end
       if (w6==1) begin
       opera2_copy = w11;
       end else begin
       opera2_copy = opera2;
       end
        result_copy [31:0] = opera2_copy [31:0];
        result_copy [63:32] = 32'h00000000;
       nest = Q2;
      end else if (muordi ==1'b1) begin
       // Division
     w4 = w5^w6;
     OPE =1;
     i = 0;
     valid = 0;
     operal copy = w10;
     operal_copydiv = w13;
     opera2_copy = w11;
     result_copy [63:0] = opera2_copy [63:0];
       nest = Q3;
      end
Q2: // Multiplication
if(i<32) begin
nest = cust;
i = i+1;
if (i>=0) begin
OPE = result_copy[0];
if( result_copy[0]==1 ) begin
result_copy [63:32] = w1;
```

```
result_copy = result_copy >> 1;
end
else if (result_copy[0]==0) begin
result_copy = result_copy >> 1;
end
end
end
else if (i==32) begin
nest = Q4;
valid = 1'b1;
result_not = ~result_copy;
end else begin
valid = 1'b0;
end
Q3 : // division state
if (i<32) begin
valid= 1'b0;
i = i+1;
   if(OPE==1) begin
    result_copy [63:32] = w9;
if (result_copy[63]==0) begin
result_copy = result_copy << 1;</pre>
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result_copy[63]==1) begin
result_copy = result_copy << 1;</pre>
result_copy [0] = 1'b0;
OPE = 1'b0;
end
   end
   else if (OPE==0) begin
   result_copy [63:32] = w1;
if (result_copy[63]==0) begin
result_copy = result_copy << 1;</pre>
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result_copy[63]==1) begin
result_copy = result_copy << 1;</pre>
result copy [0] = 1'b0;
OPE = 1'b0;
end
```

```
end
 end
else if (i==32) begin
nest = Q4;
valid =1'b1;
i = i + 1;
if(OPE==1) begin
result_copy [63:32] = w9;
if (result_copy[63]==0) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result_copy[63]==1) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b0;
OPE = 1'b0;
end
end
else if (OPE==0) begin
result_copy [63:32] = w1;
if (result_copy[63]==0) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b1;
OPE = 1'b1;
end
else if (result_copy[63]==1) begin
result_copy [31:0] = result_copy [31:0] << 1;
result_copy [0] = 1'b0;
OPE = 1'b0;
end
end
result_not = ~result_copy;
end
Q4: //valid
if (valid) begin
if (w4==1) begin
result = w12;
```

```
nest = Q5;
idle =1;
end else begin
result = result_copy;
end
end
Q5 : // idle state
if (idle)
begin
end
default: nest = Q0;
endcase
Add_rca M3 ( w1, , operal_copy, D,cin);
Add_rca M5 ( w9, , operal_copydiv, D,cin);
endmodule
`timescale 10ns/1ns
module Add_rca64 (sum, c_out, a, b, c_in);
output [63:0] sum;
output c_out;
  input [63:0] a, b;
input c_in;
wire c_in32, c_out;
wire [63:0] sum;
  Add_rca M1 (sum[31:0], c_in32, a[31:0], b[31:0], c_in);
  Add_rca M2 (sum[63:32], c_out, a[63:32], b[63:32], c_in32);
endmodule
`timescale 10ns/1ns
module Add_rca (sum, c_out, a, b, c_in);
output [31:0] sum;
output c_out;
  input [31:0] a, b;
input c_in;
wire c_in4, c_in8, c_in12, c_in16, c_in20, c_in24, c_in28, c_out;
wire [31:0] sum;
  Add_rca_4 M1 (sum[3:0], c_in4, a[3:0], b[3:0], c_in);
  Add_rca_4 M2 (sum[7:4], c_in8, a[7:4], b[7:4], c_in4);
  Add_rca_4 M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8);
  Add_rca_4 M4 (sum[15:12], c_in16, a[15:12], b[15:12], c_in12);
  Add_rca_4 M5 (sum[19:16], c_in20, a[19:16], b[19:16], c_in16);
  Add_rca_4 M6 (sum[23:20], c_in24, a[23:20], b[23:20], c_in20);
  Add_rca_4 M7 (sum[27:24], c_in28, a[27:24], b[27:24], c_in24);
  Add_rca_4 M8 (sum[31:28], c_out, a[31:28], b[31:28], c_in28);
endmodule
`timescale 10ns/1ns
module Add rca 4 (sum, c out, a, b, c in);
  output [3: 0] sum;
output c_out;
  input [3: 0] a, b;
```

```
input c_in;
wire [3: 0] sum;
wire c_in2, c_in3, c_in4;
Add_full M1 (sum[0], c_in2, a[0], b[0], c_in);
Add_full M2 (sum[1], c_in3, a[1], b[1], c_in2);
Add_full M3 (sum[2], c_in4, a[2], b[2], c_in3);
Add_full M4 (sum[3], c_out, a[3], b[3], c_in4);
endmodule
`timescale 10ns/1ns
module Add_full (sum, c_out, a, b, c_in);
output sum, c_out;
input a, b, c_in;
wire w1, w2, w3;
Add_half M1 (w1, w2, a, b);
Add_half M2 (sum, w3, w1, c_in);
or M3 (c_out, w2, w3);
endmodule
`timescale 10ns/1ns
module Add_half (sum, c_out, a, b);
output sum, c_out;
input a, b;
xor M1 (sum, a, b);
and M2 (c_out, a, b);
endmodule
```

Test Bench for 64 bit Multiplier and Divider

```
// Code your testbench here

// or browse Examples

`timescale 1 ns/10 ps

`include "muldiv.v"

module test_muldiv();

reg [31:0] operal;

reg [63:0] opera2;

reg start, clock, muordi, reset;

wire valid;

wire [63:0] result;

muldiv M1 (result, valid, opera1, opera2, clock, reset, start, muordi);

initial begin
```

```
$monitor ($time,,"operal=%b, opera2=%b, start=%b, clock=%b, muordi=%b,
reset=%b, valid=%b, result=%b", opera1, opera2, start, clock, muordi, reset,
valid, result);
end
initial begin
//MUL
muordi = 0;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 reset = 0;
opera1 = -32'h45454545;
opera2 = 64'h1212121212121212;
#20 \text{ start} = 1;
#20 start =0;
#1500 reset = 1;
#15 reset = 0;
operal = 32'h24681357;
opera2 = -64 h5454545454545454;
#20 start = 1;
#20 start =0;
#1500 \text{ reset} = 1;
#15 \text{ reset} = 0;
operal = 32'h19283746;
opera2 = 64'h5647382956473829;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 \text{ reset} = 0;
operal = -32'h24681012;
```

```
opera2 = -64'h3691215136912151;
#20 start = 1;
#20 start =0;
#1500 \text{ reset} = 1;
#15 reset = 0;
//DIV
muordi = 1;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 \text{ reset} = 0;
opera1 = -32'h45454545;
opera2 = 64'h12121212121212;
#20 start = 1;
#20 start =0;
#1500 \text{ reset} = 1;
#15 reset = 0;
opera1 = 32'h12121212;
opera2 = -64'h2323232323232323;
#20 start = 1;
#20 start =0;
#1500 reset = 1;
#15 reset = 0;
opera1 = 32'h54545454;
opera2 = 64'h1234567812345678;
#20 start = 1;
#20 start =0;
#1500 \text{ reset} = 1;
#15 reset = 0;
```

```
opera1 = -32'h34343434;
opera2 = -64'h1432143214231423;
#20 start = 1;
#20 start =0;
#5000 $finish;
end
initial begin
$dumpfile("muldiv.vcd");
$dumpvars(0, test_muldiv);
end
//clock assigned
initial begin
clock =0;
forever begin
#10 clock=~clock;
end
end
endmodule
```

Appendix C Reports and Circuits from EDA Tools

C.1 Contents of Selected Reports from RTL (Pre-synthesis) Simulations (VCS or NCVERILOG)

For Multiplier

```
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-2; Runtime version I-2014.03-2; Dec 11 08:57 2016
         0 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=x,
10 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=x,
20 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=1,
30 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=1,
40 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
50 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
60 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
70 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
80 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
90 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
100 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
110 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
130 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
140 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
150 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
160 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
170 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
180 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
190 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
200 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
210 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
```

```
220 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
230 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
240 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
250 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
260 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
270 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
280 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
300 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
310 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
320 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
330 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
340 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
350 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
360 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
370 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
380 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
390 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
400 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
410 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
420 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
430 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
440 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
450 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
460 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
470 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
480 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
490 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
```

```
500 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
510 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
520 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
530 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
540 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
550 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
560 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
570 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
580 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
590 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
600 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
610 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
620 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
630 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
640 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
650 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
660 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
670 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
680 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
690 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
700 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
710 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
          720 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
          730 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
          740 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
          750 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
          760 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
          770 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
```

```
780 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 790 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 800 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 810 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 820 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 830 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 840 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 850 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 860 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 870 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 880 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 890 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 900 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 910 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 920 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 930 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 940 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 950 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 960 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 970 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 980 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                 990 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1000 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1010 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1020 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1030 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1040 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1050 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
```

```
1060 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1070 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1080 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1090 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1100 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1110 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1120 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1130 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1140 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1150 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1160 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1170 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1180 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1190 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1200 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1210 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1220 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1230 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1240 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1250 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1260 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1270 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1280 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1290 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1300 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1310 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1320 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
                1330 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
```

```
1340 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1350 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1360 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1370 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1380 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1390 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1400 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1410 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1420 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1430 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1440 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1450 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1460 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1470 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1480 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1490 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1500 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1510 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1520 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1530 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
clock=1, muordi=0, reset=x, valid=1, result=00000000xxxxxxxx
              1540 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
clock=0, muordi=0, reset=1, valid=1, result=00000000xxxxxxxx
              1550 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1555 opera1=babababb, opera2=1212121212121212, start=0,
1560 opera1=babababb, opera2=1212121212121212, start=0,
1570 operal=babababb, opera2=1212121212121212, start=0,
1575 operal=babababb, opera2=1212121212121212, start=1,
1580 operal=babababb, opera2=1212121212121212, start=1,
clock=0, muordi=0, reset=0, valid=1, result=0000000000000000
              1590 operal=babababb, opera2=1212121212121212, start=1,
```

```
1595 opera1=babababb, opera2=1212121212121212, start=0,
1600 opera1=babababb, opera2=1212121212121212, start=0,
1610 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          1620 opera1=babababb, opera2=1212121212121212, start=0,
1630 opera1=babababb, opera2=1212121212121212, start=0,
1640 operal=babababb, opera2=1212121212121212, start=0,
1650 opera1=babababb, opera2=1212121212121212, start=0,
1660 operal=babababb, opera2=1212121212121212, start=0,
1670 opera1=babababb, opera2=1212121212121212, start=0,
1680 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          1690 opera1=babababb, opera2=1212121212121212, start=0,
1700 operal=babababb, opera2=1212121212121212, start=0,
1710 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          1720 opera1=babababb, opera2=1212121212121212, start=0,
1730 opera1=babababb, opera2=1212121212121212, start=0,
1740 operal=babababb, opera2=1212121212121212, start=0,
1750 operal=babababb, opera2=1212121212121212, start=0,
1760 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=000000000000000
          1770 operal=babababb, opera2=1212121212121212, start=0,
1780 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          1790 opera1=babababb, opera2=1212121212121212, start=0,
1800 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          1810 operal=babababb, opera2=1212121212121212, start=0,
1820 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          1830 operal=babababb, opera2=1212121212121212, start=0,
1840 operal=babababb, opera2=1212121212121212, start=0,
1850 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          1860 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
```

```
1870 opera1=babababb, opera2=1212121212121212, start=0,
1880 opera1=babababb, opera2=1212121212121212, start=0,
1890 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          1900 opera1=babababb, opera2=1212121212121212, start=0,
1910 operal=babababb, opera2=1212121212121212, start=0,
1920 operal=babababb, opera2=1212121212121212, start=0,
1930 opera1=babababb, opera2=1212121212121212, start=0,
1940 operal=babababb, opera2=1212121212121212, start=0,
1950 opera1=babababb, opera2=1212121212121212, start=0,
1960 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          1970 opera1=babababb, opera2=1212121212121212, start=0,
1980 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          1990 operal=babababb, opera2=1212121212121212, start=0,
2000 opera1=babababb, opera2=1212121212121212, start=0,
2010 opera1=babababb, opera2=1212121212121212, start=0,
2020 operal=babababb, opera2=1212121212121212, start=0,
2030 opera1=babababb, opera2=1212121212121212, start=0,
2040 operal=babababb, opera2=1212121212121212, start=0,
2050 operal=babababb, opera2=1212121212121212, start=0,
2060 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          2070 opera1=babababb, opera2=1212121212121212, start=0,
2080 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          2090 operal=babababb, opera2=1212121212121212, start=0,
2100 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          2110 operal=babababb, opera2=1212121212121212, start=0,
2120 operal=babababb, opera2=1212121212121212, start=0,
2130 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          2140 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
```

```
2150 operal=babababb, opera2=1212121212121212, start=0,
2160 opera1=babababb, opera2=1212121212121212, start=0,
2170 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
             2180 operal=babababb, opera2=1212121212121212, start=0,
2190 opera1=babababb, opera2=1212121212121212, start=0,
2200 operal=babababb, opera2=1212121212121212, start=0,
2210 opera1=babababb, opera2=1212121212121212, start=0,
2220 operal=babababb, opera2=1212121212121212, start=0,
2230 operal=babababb, opera2=1212121212121212, start=0,
2240 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
             2250 opera1=babababb, opera2=1212121212121212, start=0,
2260 operal=babababb, opera2=1212121212121212, start=0,
2270 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2280 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2290 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2300 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2310 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2320 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2330 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2340 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2350 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2360 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2370 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2380 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2390 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2400 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2410 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
             2420 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
```

```
2430 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2440 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2450 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2460 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2470 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2480 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2490 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2500 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2510 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2520 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2530 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2540 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2550 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2560 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2570 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2580 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2590 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2600 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2610 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2620 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2630 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2640 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2650 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2660 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2670 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2680 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2690 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2700 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
```

```
2710 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2720 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2730 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2740 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2750 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2760 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2770 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2780 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2790 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2800 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2810 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2820 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2830 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2840 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2850 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2860 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2870 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2880 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2890 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2900 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2910 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2920 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2930 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2940 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2950 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2960 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2970 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2980 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
```

```
2990 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3000 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3010 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3020 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3030 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3040 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3050 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3060 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3070 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3080 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3090 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3095 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=0, reset=1, valid=1, result=fb1c3d5e89684726
                3100 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=0, reset=1, valid=1, result=fb1c3d5e89684726
                3110 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3120 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3130 opera1=24681357, opera2=abababababababac, start=1,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3140 opera1=24681357, opera2=abababababababac, start=1,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3150 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3160 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3170 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3180 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3190 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3200 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3210 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3220 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3230 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3240 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3250 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
```

```
3260 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3270 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3280 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3290 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3300 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3310 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3320 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3330 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3340 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3350 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3360 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3370 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3380 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3390 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3400 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3410 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3420 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3430 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3440 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3450 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3460 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3470 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3480 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3490 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3500 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3510 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3520 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3530 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
```

```
3540 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3550 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3560 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3570 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3580 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3590 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3600 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3610 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3620 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3630 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3640 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3650 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3660 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3670 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3680 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3690 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3700 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3710 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3720 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3730 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3740 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3750 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3760 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3770 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3780 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=0, result=fb1c3d5e89684726
                3790 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3800 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                3810 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
3820 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3830 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3840 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3850 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3860 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3870 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3880 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3890 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3900 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3910 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3920 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3930 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3940 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3950 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3960 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3970 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3980 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3990 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4000 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4010 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4020 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4030 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4040 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4050 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4060 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4070 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4080 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4090 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
4100 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4110 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4120 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4130 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4140 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4150 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4160 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4170 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4180 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4190 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4200 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4210 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4220 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4230 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4240 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4250 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4260 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4270 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4280 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4290 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4300 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4310 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4320 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4330 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4340 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4350 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4360 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4370 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
4380 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4390 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4400 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4410 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4420 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4430 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4440 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4450 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4460 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4470 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4480 operal=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4490 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
               4500 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4510 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4520 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4530 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4540 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4550 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
               4560 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
               4570 operal=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4580 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4590 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4600 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4610 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4620 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
               4630 opera1=24681357, opera2=abababababababac, start=0,
clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
               4640 opera1=24681357, opera2=abababababababac, start=0,
clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4650 opera1=24681357, opera2=abababababababac, start=0,
```

```
4660 opera1=24681357, opera2=abababababababac, start=0,
4665 opera1=19283746, opera2=5647382956473829, start=0,
4670 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=0000000000000000
          4680 opera1=19283746, opera2=5647382956473829, start=0,
4685 opera1=19283746, opera2=5647382956473829, start=1,
4690 opera1=19283746, opera2=5647382956473829, start=1,
4700 opera1=19283746, opera2=5647382956473829, start=1,
4705 opera1=19283746, opera2=5647382956473829, start=0,
4710 opera1=19283746, opera2=5647382956473829, start=0,
4720 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          4730 opera1=19283746, opera2=5647382956473829, start=0,
4740 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          4750 opera1=19283746, opera2=5647382956473829, start=0,
4760 opera1=19283746, opera2=5647382956473829, start=0,
4770 opera1=19283746, opera2=5647382956473829, start=0,
4780 opera1=19283746, opera2=5647382956473829, start=0,
4790 opera1=19283746, opera2=5647382956473829, start=0,
4800 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          4810 operal=19283746, opera2=5647382956473829, start=0,
4820 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          4830 opera1=19283746, opera2=5647382956473829, start=0,
4840 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          4850 opera1=19283746, opera2=5647382956473829, start=0,
4860 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          4870 opera1=19283746, opera2=5647382956473829, start=0,
4880 opera1=19283746, opera2=5647382956473829, start=0,
4890 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          4900 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
```

```
4910 opera1=19283746, opera2=5647382956473829, start=0,
4920 opera1=19283746, opera2=5647382956473829, start=0,
4930 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          4940 operal=19283746, opera2=5647382956473829, start=0,
4950 opera1=19283746, opera2=5647382956473829, start=0,
4960 operal=19283746, opera2=5647382956473829, start=0,
4970 opera1=19283746, opera2=5647382956473829, start=0,
4980 opera1=19283746, opera2=5647382956473829, start=0,
4990 opera1=19283746, opera2=5647382956473829, start=0,
5000 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          5010 opera1=19283746, opera2=5647382956473829, start=0,
5020 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          5030 operal=19283746, opera2=5647382956473829, start=0,
5040 opera1=19283746, opera2=5647382956473829, start=0,
5050 opera1=19283746, opera2=5647382956473829, start=0,
5060 opera1=19283746, opera2=5647382956473829, start=0,
5070 opera1=19283746, opera2=5647382956473829, start=0,
5080 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          5090 operal=19283746, opera2=5647382956473829, start=0,
5100 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          5110 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          5120 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          5130 opera1=19283746, opera2=5647382956473829, start=0,
5140 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          5150 opera1=19283746, opera2=5647382956473829, start=0,
5160 operal=19283746, opera2=5647382956473829, start=0,
5170 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          5180 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
```

```
5190 operal=19283746, opera2=5647382956473829, start=0,
5200 opera1=19283746, opera2=5647382956473829, start=0,
5210 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
            5220 operal=19283746, opera2=5647382956473829, start=0,
5230 opera1=19283746, opera2=5647382956473829, start=0,
5240 operal=19283746, opera2=5647382956473829, start=0,
5250 opera1=19283746, opera2=5647382956473829, start=0,
5260 opera1=19283746, opera2=5647382956473829, start=0,
5270 opera1=19283746, opera2=5647382956473829, start=0,
5280 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
            5290 opera1=19283746, opera2=5647382956473829, start=0,
5300 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
            5310 opera1=19283746, opera2=5647382956473829, start=0,
5320 opera1=19283746, opera2=5647382956473829, start=0,
5330 opera1=19283746, opera2=5647382956473829, start=0,
5340 opera1=19283746, opera2=5647382956473829, start=0,
5350 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=000000000000000
            5360 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=0000000000000000
            5370 operal=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5380 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5390 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5400 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5410 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5420 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5430 operal=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5440 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5450 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
            5460 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
```

```
5470 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5480 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5490 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5500 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5510 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5520 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5530 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5540 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5550 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5560 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5570 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5580 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5590 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5600 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5610 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5620 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5630 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5640 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5650 operal=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5660 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5670 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5680 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5690 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5700 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5710 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5720 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5730 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5740 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
```

```
5750 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5760 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5770 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5780 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5790 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5800 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5810 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5820 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5830 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5840 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5850 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5860 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5870 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5880 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5890 operal=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5900 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5910 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5920 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5930 operal=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5940 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5950 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5960 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5970 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5980 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5990 operal=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6000 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6010 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6020 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
```

```
6030 operal=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6040 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6050 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6060 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6070 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6080 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6090 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6100 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6110 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6120 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6130 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6140 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6150 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6160 opera1=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6170 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6180 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6190 opera1=19283746, opera2=5647382956473829, start=0,
clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6200 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
              6205 operal=19283746, opera2=5647382956473829, start=0,
clock=0, muordi=0, reset=1, valid=1, result=087a823dabf22a36
              6210 opera1=19283746, opera2=5647382956473829, start=0,
6220 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=0000000000000000
              6230 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6240 opera1=db97efee, opera2=c96edeaec96edeaf, start=1,
6250 opera1=db97efee, opera2=c96edeaec96edeaf, start=1,
6260 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6270 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6280 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
              6290 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
```

```
6300 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6310 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6320 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6330 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6340 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6350 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6360 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6370 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6380 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6390 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6400 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6410 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6420 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=00000000000000
          6430 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6440 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6450 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6460 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6470 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6480 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6490 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          6500 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6510 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6520 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6530 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6540 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6550 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6560 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6570 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
```

```
6580 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6590 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6600 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6610 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6620 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6630 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6640 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6650 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6660 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6670 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6680 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6690 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6700 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=00000000000000
          6710 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6720 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6730 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6740 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6750 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6760 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6770 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
          6780 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6790 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6800 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6810 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6820 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6830 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6840 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
          6850 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
```

```
6860 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
               6870 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6880 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=0, result=0000000000000000
               6890 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=0, result=0000000000000000
               6900 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6910 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
6920 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
6930 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              6940 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               6950 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               6960 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              6970 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              6980 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              6990 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7000 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7010 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              7020 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7030 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              7040 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              7050 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7060 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7070 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7080 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7090 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7100 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              7110 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
              7120 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
               7130 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
```

```
7140 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7150 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7160 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7170 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7180 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7190 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7200 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7210 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7220 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7230 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7240 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7250 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7260 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7270 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7280 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7290 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7300 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7310 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7320 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7330 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7340 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7350 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7360 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7370 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7380 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7390 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7400 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7410 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
```

```
7420 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7430 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7440 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7450 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7460 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7470 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7480 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7490 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7500 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7510 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7520 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7530 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7540 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7550 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7560 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7570 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7580 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7590 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7600 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7610 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7620 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7630 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7640 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7650 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7660 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7670 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7680 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7690 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
```

```
7700 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7710 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7720 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7730 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7740 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7750 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7760 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7770 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7780 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7790 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7800 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7810 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7820 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7830 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7840 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7850 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7860 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7870 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7880 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7890 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7900 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7910 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7920 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7930 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7940 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7950 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7960 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7970 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
```

```
7980 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7990 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8000 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8010 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8020 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8030 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8040 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8050 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8060 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8070 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8080 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8090 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8100 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8110 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8120 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8130 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8140 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8150 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8160 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8170 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8180 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8190 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8200 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8210 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8220 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8230 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8240 opera1=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                8250 operal=db97efee, opera2=c96edeaec96edeaf, start=0,
clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
$finish called from file "testmul.v", line 87.
```

\$finish at simulation time 82600

VCS Simulation Report

Time: 82600 ns

CPU Time: 0.220 seconds; Data structure size: 0.0Mb

Sun Dec 11 08:57:21 2016

For Divider

Chronologic VCS simulator copyright 1991-2014 Contains Synopsys proprietary information. Compiler version I-2014.03-2; Runtime version I-2014.03-2; Dec 11 09:03 2016 0 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=x, 10 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=x, 20 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=1, 40 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0, 50 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0, 60 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0, 70 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 90 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0, 100 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 110 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 120 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 130 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 140 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxxx, start=0, 150 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 160 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 170 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0, 180 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0, 190 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 200 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0, 210 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0, 220 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,

```
230 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
240 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
250 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
260 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
270 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
280 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
290 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
310 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
320 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
330 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
340 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
350 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
360 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
370 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
380 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
390 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
410 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
420 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
430 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
440 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
450 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
460 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
470 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
480 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
490 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
500 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
```

```
510 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
520 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
530 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
540 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
550 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
560 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
570 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
580 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
590 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
600 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
610 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
620 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
630 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
640 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
650 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
660 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
670 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
690 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
700 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
710 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
720 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
730 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
740 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
750 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
760 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
770 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
780 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
```

```
790 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
800 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
810 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
820 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
830 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
840 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
850 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
870 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
880 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
890 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
900 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx, start=0,
910 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
920 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
930 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
940 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
950 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
970 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
980 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
990 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1000 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1010 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1020 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1030 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1040 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1050 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1060 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
```

```
1070 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1080 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1090 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1100 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1110 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1130 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1140 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1150 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1160 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1170 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1180 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1190 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1200 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1210 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1220 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1230 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1240 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1250 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1260 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1270 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1280 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1290 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1300 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1310 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1320 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1330 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1340 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
```

```
1350 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1360 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1370 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1380 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1390 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1400 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1410 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1420 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1430 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1440 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1450 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1460 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1470 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1480 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1490 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1500 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx, start=0,
1510 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1520 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1530 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1540 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx, start=0,
1550 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx, start=0,
1555 opera1=babababb, opera2=1212121212121212, start=0,
1560 opera1=babababb, opera2=1212121212121212, start=0,
1570 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
        1575 operal=babababb, opera2=1212121212121212, start=1,
1580 operal=babababb, opera2=1212121212121212, start=1,
1590 operal=babababb, opera2=1212121212121212, start=1,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
        1595 operal=babababb, opera2=1212121212121212, start=0,
```

```
1600 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          1610 opera1=babababb, opera2=1212121212121212, start=0,
1620 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          1630 opera1=babababb, opera2=1212121212121212, start=0,
1640 opera1=babababb, opera2=1212121212121212, start=0,
1650 operal=babababb, opera2=1212121212121212, start=0,
1660 opera1=babababb, opera2=1212121212121212, start=0,
1670 opera1=babababb, opera2=1212121212121212, start=0,
1680 opera1=babababb, opera2=1212121212121212, start=0,
1690 opera1=babababb, opera2=1212121212121212, start=0,
1700 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          1710 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
          1720 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          1730 opera1=babababb, opera2=1212121212121212, start=0,
1740 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=00000000000000
          1750 operal=babababb, opera2=1212121212121212, start=0,
1760 operal=babababb, opera2=1212121212121212, start=0,
1770 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=0, result=000000000000000
          1780 operal=babababb, opera2=1212121212121212, start=0,
1790 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
          1800 opera1=babababb, opera2=1212121212121212, start=0,
1810 opera1=babababb, opera2=1212121212121212, start=0,
1820 opera1=babababb, opera2=1212121212121212, start=0,
1830 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
          1840 operal=babababb, opera2=1212121212121212, start=0,
1850 operal=babababb, opera2=1212121212121212, start=0,
1860 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          1870 operal=babababb, opera2=1212121212121212, start=0,
```

```
1880 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
         1890 opera1=babababb, opera2=1212121212121212, start=0,
1900 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
         1910 operal=babababb, opera2=1212121212121212, start=0,
1920 opera1=babababb, opera2=1212121212121212, start=0,
1930 operal=babababb, opera2=1212121212121212, start=0,
1940 opera1=babababb, opera2=1212121212121212, start=0,
1950 operal=babababb, opera2=1212121212121212, start=0,
1960 opera1=babababb, opera2=1212121212121212, start=0,
1970 opera1=babababb, opera2=1212121212121212, start=0,
1980 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
         1990 operal=babababb, opera2=1212121212121212, start=0,
2000 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
         2010 opera1=babababb, opera2=1212121212121212, start=0,
2020 operal=babababb, opera2=1212121212121212, start=0,
2030 operal=babababb, opera2=1212121212121212, start=0,
2040 operal=babababb, opera2=1212121212121212, start=0,
2050 operal=babababb, opera2=1212121212121212, start=0,
2060 operal=babababb, opera2=1212121212121212, start=0,
2070 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
         2080 opera1=babababb, opera2=1212121212121212, start=0,
2090 opera1=babababb, opera2=1212121212121212, start=0,
2100 operal=babababb, opera2=1212121212121212, start=0,
2110 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
         2120 operal=babababb, opera2=1212121212121212, start=0,
2130 operal=babababb, opera2=1212121212121212, start=0,
2140 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
         2150 operal=babababb, opera2=1212121212121212, start=0,
```

```
2160 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
             2170 opera1=babababb, opera2=1212121212121212, start=0,
2180 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
             2190 operal=babababb, opera2=1212121212121212, start=0,
2200 opera1=babababb, opera2=1212121212121212, start=0,
2210 operal=babababb, opera2=1212121212121212, start=0,
2220 opera1=babababb, opera2=1212121212121212, start=0,
2230 operal=babababb, opera2=1212121212121212, start=0,
2240 operal=babababb, opera2=1212121212121212, start=0,
2250 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=0000000000000000
             2260 operal=babababb, opera2=1212121212121212, start=0,
2270 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2280 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2290 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2300 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2310 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2320 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2330 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
             2340 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2350 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
             2360 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2370 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
             2380 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
             2390 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
             2400 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
             2410 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
             2420 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
             2430 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
```

```
2440 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2450 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2460 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2470 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2480 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2490 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2500 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2510 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2520 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2530 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2540 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2550 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2560 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2570 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2580 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2590 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2600 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2610 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2620 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2630 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2640 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2650 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2660 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2670 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2680 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2690 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2700 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2710 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
```

```
2720 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2730 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2740 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2750 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2760 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2770 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2780 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2790 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2800 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2810 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2820 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2830 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2840 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2850 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2860 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2870 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2880 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2890 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2900 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2910 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2920 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2930 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2940 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2950 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2960 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2970 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                2980 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2990 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
```

```
3000 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3010 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3020 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3030 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                3040 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                3050 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                3060 opera1=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                3070 opera1=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3080 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                3090 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3095 operal=babababb, opera2=1212121212121212, start=0,
clock=1, muordi=1, reset=1, valid=1, result=e4e4e4e4bd37a6f5
                3100 operal=babababb, opera2=1212121212121212, start=0,
clock=0, muordi=1, reset=1, valid=1, result=e4e4e4e4bd37a6f5
                3110 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3120 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4bd37a6f5
                3130 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=1,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3140 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=1,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3150 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3160 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3170 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3180 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3190 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3200 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3210 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3220 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3230 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3240 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3250 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3260 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
```

```
3270 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3280 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3290 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3300 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3310 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3320 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3330 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3340 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3350 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3360 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3370 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3380 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3390 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3400 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3410 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3420 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3430 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3440 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3450 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3460 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3470 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3480 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3490 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3500 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3510 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3520 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3530 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3540 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
```

```
3550 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3560 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3570 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3580 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3590 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3600 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3610 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3620 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3630 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3640 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3650 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3660 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3670 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3680 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3690 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3700 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3710 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3720 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3730 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4bd37a6f5
                3740 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3750 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3760 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3770 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3780 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=e4e4e4e4bd37a6f5
                3790 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3800 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3810 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3820 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
```

```
3830 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3840 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3850 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3860 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3870 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3880 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3890 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3900 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3910 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3920 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3930 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3940 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3950 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3960 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3970 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3980 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                3990 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4000 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4010 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4020 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4030 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4040 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4050 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4060 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4070 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4080 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4090 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4100 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
```

```
4110 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4120 opera1=12121212, opera2=dcdcdcdcdcdcdcddd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4130 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4140 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4150 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4160 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4170 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4180 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4190 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4200 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4210 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4220 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4230 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4240 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4250 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4260 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4270 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4280 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4290 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4300 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4310 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4320 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4330 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4340 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4350 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4360 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4370 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4380 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
```

```
4390 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4400 opera1=12121212, opera2=dcdcdcdcdcdcdcddd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4410 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4420 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4430 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4440 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4450 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4460 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4470 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4480 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4490 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4500 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4510 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4520 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4530 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4540 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4550 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4560 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4570 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4580 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4590 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4600 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4610 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4620 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4630 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4640 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
               4650 opera1=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
clock=1, muordi=1, reset=1, valid=0, result=0000000000000000
                4660 operal=12121212, opera2=dcdcdcdcdcdcdcdd, start=0,
```

```
4665 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4670 opera1=54545454, opera2=1234567812345678, start=0,
4680 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4685 opera1=54545454, opera2=1234567812345678, start=1,
4690 opera1=54545454, opera2=1234567812345678, start=1,
4700 operal=54545454, opera2=1234567812345678, start=1,
4705 opera1=54545454, opera2=1234567812345678, start=0,
4710 opera1=54545454, opera2=1234567812345678, start=0,
4720 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=00000000000000
          4730 opera1=54545454, opera2=1234567812345678, start=0,
4740 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4750 opera1=54545454, opera2=1234567812345678, start=0,
4760 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4770 opera1=54545454, opera2=1234567812345678, start=0,
4780 opera1=54545454, opera2=1234567812345678, start=0,
4790 opera1=54545454, opera2=1234567812345678, start=0,
4800 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=000000000000000
          4810 opera1=54545454, opera2=1234567812345678, start=0,
4820 opera1=54545454, opera2=1234567812345678, start=0,
4830 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
          4840 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4850 opera1=54545454, opera2=1234567812345678, start=0,
4860 opera1=54545454, opera2=1234567812345678, start=0,
4870 opera1=54545454, opera2=1234567812345678, start=0,
4880 opera1=54545454, opera2=1234567812345678, start=0,
4890 operal=54545454, opera2=1234567812345678, start=0,
4900 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4910 opera1=54545454, opera2=1234567812345678, start=0,
```

```
4920 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4930 opera1=54545454, opera2=1234567812345678, start=0,
4940 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          4950 opera1=54545454, opera2=1234567812345678, start=0,
4960 opera1=54545454, opera2=1234567812345678, start=0,
4970 opera1=54545454, opera2=1234567812345678, start=0,
4980 opera1=54545454, opera2=1234567812345678, start=0,
4990 opera1=54545454, opera2=1234567812345678, start=0,
5000 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=00000000000000
          5010 opera1=54545454, opera2=1234567812345678, start=0,
5020 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          5030 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
          5040 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          5050 opera1=54545454, opera2=1234567812345678, start=0,
5060 opera1=54545454, opera2=1234567812345678, start=0,
5070 opera1=54545454, opera2=1234567812345678, start=0,
5080 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=000000000000000
          5090 operal=54545454, opera2=1234567812345678, start=0,
5100 opera1=54545454, opera2=1234567812345678, start=0,
5110 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
          5120 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          5130 opera1=54545454, opera2=1234567812345678, start=0,
5140 opera1=54545454, opera2=1234567812345678, start=0,
5150 opera1=54545454, opera2=1234567812345678, start=0,
5160 opera1=54545454, opera2=1234567812345678, start=0,
5170 operal=54545454, opera2=1234567812345678, start=0,
5180 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
          5190 opera1=54545454, opera2=1234567812345678, start=0,
```

```
5200 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
             5210 opera1=54545454, opera2=1234567812345678, start=0,
5220 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
             5230 opera1=54545454, opera2=1234567812345678, start=0,
5240 opera1=54545454, opera2=1234567812345678, start=0,
5250 operal=54545454, opera2=1234567812345678, start=0,
5260 opera1=54545454, opera2=1234567812345678, start=0,
5270 opera1=54545454, opera2=1234567812345678, start=0,
5280 opera1=54545454, opera2=1234567812345678, start=0,
5290 opera1=54545454, opera2=1234567812345678, start=0,
5300 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
             5310 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
             5320 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
             5330 opera1=54545454, opera2=1234567812345678, start=0,
5340 opera1=54545454, opera2=1234567812345678, start=0,
5350 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=000000000000000
             5360 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=000000000000000
             5370 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
             5380 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
             5390 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
             5400 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
             5410 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
             5420 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
             5430 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
             5440 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
             5450 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
             5460 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
             5470 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
```

```
5480 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5490 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5500 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5510 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5520 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5530 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5540 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5550 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5560 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5570 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5580 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5590 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5600 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5610 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5620 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5630 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5640 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5650 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5660 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5670 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5680 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5690 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5700 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5710 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5720 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5730 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5740 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5750 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
```

```
5760 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5770 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5780 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5790 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5800 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5810 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5820 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5830 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5840 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5850 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5860 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5870 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5880 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5890 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5900 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5910 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5920 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5930 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5940 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5950 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5960 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5970 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5980 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5990 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                6000 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                6010 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                6020 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                6030 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
```

```
6040 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6050 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6060 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6070 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6080 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6090 operal=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6100 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6110 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6120 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6130 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6140 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6150 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6160 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6170 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6180 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6190 opera1=54545454, opera2=1234567812345678, start=0,
clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6200 opera1=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6205 operal=54545454, opera2=1234567812345678, start=0,
clock=0, muordi=1, reset=1, valid=1, result=488cd11437437435
              6210 opera1=54545454, opera2=1234567812345678, start=0,
6220 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
              6230 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6240 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=1,
6250 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=1,
6260 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
              6270 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6280 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6290 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
              6300 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
```

```
6310 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6320 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
6330 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
           6340 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6350 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6360 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6370 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6380 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6390 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6400 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6410 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
6420 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6430 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=00000000000000
           6440 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6450 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6460 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6470 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6480 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6490 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6500 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6510 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6520 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6530 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6540 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6550 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6560 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6570 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
           6580 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
```

```
6590 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6600 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
6610 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
           6620 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6630 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6640 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6650 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
6660 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6670 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6680 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6690 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
6700 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6710 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=00000000000000
           6720 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6730 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6740 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6750 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6760 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6770 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6780 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6790 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6800 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6810 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6820 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
           6830 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6840 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6850 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
           6860 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
```

```
6870 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6880 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6890 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=0, result=0000000000000000
              6900 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=0, result=0000000000000000
               6910 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6920 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
6930 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               6940 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
              6950 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               6960 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
               6970 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
              6980 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
              6990 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7000 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
               7010 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               7020 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7030 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               7040 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7050 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7060 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7070 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               7080 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
               7090 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               7100 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
               7110 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7120 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7130 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
              7140 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7150 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7160 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7170 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7180 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7190 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7200 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7210 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7220 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7230 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7240 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7250 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7260 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7270 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7280 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7290 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7300 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7310 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7320 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7330 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7340 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7350 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7360 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7370 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7380 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7390 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7400 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7410 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7420 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7430 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7440 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7450 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7460 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7470 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7480 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7490 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7500 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7510 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7520 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7530 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7540 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7550 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7560 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7570 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7580 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7590 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7600 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7610 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7620 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7630 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7640 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7650 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7660 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7670 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7680 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7690 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7700 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7710 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7720 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7730 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7740 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7750 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7760 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7770 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7780 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7790 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7800 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7810 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7820 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7830 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7840 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7850 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7860 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7870 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7880 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7890 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7900 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7910 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7920 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7930 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7940 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7950 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7960 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7970 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7980 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7990 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8000 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8010 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8020 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8030 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8040 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8050 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8060 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8070 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8080 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8090 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8100 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
               8110 operal=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8120 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8130 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8140 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8150 operal=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8160 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8170 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               8180 operal=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8190 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8200 opera1=cbcbcbcc, opera2=ebcdebcdebddcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8210 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8220 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8230 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
               8240 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd, start=0,
clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
               8250 opera1=cbcbcbcc, opera2=ebcdebcdebddebdd, start=0,
clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
$finish called from file "testdiv.v", line 86.
$finish at simulation time
                                          82600
           V C S
                 Simulation Report
```

Time: 82600 ns

CPU Time: 0.220 seconds; Data structure size: 0.0Mb

Sun Dec 11 09:03:22 2016

C.2 Contents of Selected Reports from Netlist (Post-synthesis) Simulations (VCS or NCVERILOG)

For Multiplier

ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc. file: testmul.v module worklib.test_mul:v errors: 0, warnings: 0 file: mul netlist.v module worklib.Add half 0:v errors: 0, warnings: 0 module worklib.Add_half_383:v errors: 0, warnings: 0 module worklib.Add_full_0:v errors: 0, warnings: 0 module worklib.Add_half_382:v errors: 0, warnings: 0 module worklib.Add half 381:v errors: 0, warnings: 0 module worklib.Add full 191:v errors: 0, warnings: 0 module worklib.Add_half_380:v errors: 0, warnings: 0 module worklib.Add half 379:v errors: 0, warnings: 0 module worklib.Add_full_190:v errors: 0, warnings: 0 module worklib.Add half 378:v errors: 0, warnings: 0 module worklib.Add_half_377:v errors: 0, warnings: 0 module worklib.Add_full_189:v errors: 0, warnings: 0 module worklib.Add_rca_4_0:v errors: 0, warnings: 0 module worklib.Add half 376:v errors: 0, warnings: 0 module worklib.Add_half_375:v errors: 0, warnings: 0 module worklib.Add_full_188:v errors: 0, warnings: 0 module worklib.Add_half_374:v errors: 0, warnings: 0 module worklib.Add_half_373:v errors: 0, warnings: 0 module worklib.Add_full_187:v errors: 0, warnings: 0 module worklib.Add_half_372:v

errors: 0, warnings: 0 module worklib.Add_half_371:v errors: 0, warnings: 0 module worklib.Add_full_186:v errors: 0, warnings: 0 module worklib.Add_half_370:v errors: 0, warnings: 0 module worklib.Add_half_369:v errors: 0, warnings: 0 module worklib.Add_full_185:v errors: 0, warnings: 0 module worklib.Add_rca_4_47:v errors: 0, warnings: 0 module worklib.Add_half_368:v errors: 0, warnings: 0 module worklib.Add half 367:v errors: 0, warnings: 0 module worklib.Add full 184:v errors: 0, warnings: 0 module worklib.Add_half_366:v errors: 0, warnings: 0 module worklib.Add_half_365:v errors: 0, warnings: 0 module worklib.Add full 183:v errors: 0, warnings: 0 module worklib.Add_half_364:v errors: 0, warnings: 0 module worklib.Add_half_363:v errors: 0, warnings: 0 module worklib.Add_full_182:v errors: 0, warnings: 0 module worklib.Add_half_362:v errors: 0, warnings: 0 module worklib.Add_half_361:v errors: 0, warnings: 0 module worklib.Add full 181:v errors: 0, warnings: 0 module worklib.Add_rca_4_46:v errors: 0, warnings: 0 module worklib.Add_half_360:v errors: 0, warnings: 0 module worklib.Add_half_359:v errors: 0, warnings: 0 module worklib.Add_full_180:v errors: 0, warnings: 0 module worklib.Add_half_358:v errors: 0, warnings: 0 module worklib.Add_half_357:v errors: 0, warnings: 0 module worklib.Add full 179:v errors: 0, warnings: 0 module worklib.Add_half_356:v

errors: 0, warnings: 0 module worklib.Add_half_355:v errors: 0, warnings: 0 module worklib.Add_full_178:v errors: 0, warnings: 0 module worklib.Add_half_354:v errors: 0, warnings: 0 module worklib.Add_half_353:v errors: 0, warnings: 0 module worklib.Add_full_177:v errors: 0, warnings: 0 module worklib.Add_rca_4_45:v errors: 0, warnings: 0 module worklib.Add_half_352:v errors: 0, warnings: 0 module worklib.Add half 351:v errors: 0, warnings: 0 module worklib.Add full 176:v errors: 0, warnings: 0 module worklib.Add_half_350:v errors: 0, warnings: 0 module worklib.Add_half_349:v errors: 0, warnings: 0 module worklib.Add full 175:v errors: 0, warnings: 0 module worklib.Add_half_348:v errors: 0, warnings: 0 module worklib.Add_half_347:v errors: 0, warnings: 0 module worklib.Add_full_174:v errors: 0, warnings: 0 module worklib.Add_half_346:v errors: 0, warnings: 0 module worklib.Add_half_345:v errors: 0, warnings: 0 module worklib.Add full 173:v errors: 0, warnings: 0 module worklib.Add_rca_4_44:v errors: 0, warnings: 0 module worklib.Add_half_344:v errors: 0, warnings: 0 module worklib.Add_half_343:v errors: 0, warnings: 0 module worklib.Add_full_172:v errors: 0, warnings: 0 module worklib.Add_half_342:v errors: 0, warnings: 0 module worklib.Add_half_341:v errors: 0, warnings: 0 module worklib.Add full 171:v errors: 0, warnings: 0 module worklib.Add_half_340:v

errors: 0, warnings: 0 module worklib.Add_half_339:v errors: 0, warnings: 0 module worklib.Add_full_170:v errors: 0, warnings: 0 module worklib.Add_half_338:v errors: 0, warnings: 0 module worklib.Add_half_337:v errors: 0, warnings: 0 module worklib.Add_full_169:v errors: 0, warnings: 0 module worklib.Add_rca_4_43:v errors: 0, warnings: 0 module worklib.Add_half_336:v errors: 0, warnings: 0 module worklib.Add half 335:v errors: 0, warnings: 0 module worklib.Add full 168:v errors: 0, warnings: 0 module worklib.Add_half_334:v errors: 0, warnings: 0 module worklib.Add_half_333:v errors: 0, warnings: 0 module worklib.Add full 167:v errors: 0, warnings: 0 module worklib.Add_half_332:v errors: 0, warnings: 0 module worklib.Add_half_331:v errors: 0, warnings: 0 module worklib.Add_full_166:v errors: 0, warnings: 0 module worklib.Add_half_330:v errors: 0, warnings: 0 module worklib.Add_half_329:v errors: 0, warnings: 0 module worklib.Add full 165:v errors: 0, warnings: 0 module worklib.Add_rca_4_42:v errors: 0, warnings: 0 module worklib.Add_half_328:v errors: 0, warnings: 0 module worklib.Add_half_327:v errors: 0, warnings: 0 module worklib.Add_full_164:v errors: 0, warnings: 0 module worklib.Add_half_326:v errors: 0, warnings: 0 module worklib.Add_half_325:v errors: 0, warnings: 0 module worklib.Add full 163:v errors: 0, warnings: 0 module worklib.Add_half_324:v

errors: 0, warnings: 0 module worklib.Add_half_323:v errors: 0, warnings: 0 module worklib.Add_full_162:v errors: 0, warnings: 0 module worklib.Add_half_322:v errors: 0, warnings: 0 module worklib.Add_half_321:v errors: 0, warnings: 0 module worklib.Add_full_161:v errors: 0, warnings: 0 module worklib.Add_rca_4_41:v errors: 0, warnings: 0 module worklib.Add_rca_0:v errors: 0, warnings: 0 module worklib.Add half 256:v errors: 0, warnings: 0 module worklib.Add half 255:v errors: 0, warnings: 0 module worklib.Add_full_128:v errors: 0, warnings: 0 module worklib.Add_half_254:v errors: 0, warnings: 0 module worklib.Add half 253:v errors: 0, warnings: 0 module worklib.Add_full_127:v errors: 0, warnings: 0 module worklib.Add_half_252:v errors: 0, warnings: 0 module worklib.Add_half_251:v errors: 0, warnings: 0 module worklib.Add_full_126:v errors: 0, warnings: 0 module worklib.Add_half_250:v errors: 0, warnings: 0 module worklib.Add half 249:v errors: 0, warnings: 0 module worklib.Add_full_125:v errors: 0, warnings: 0 module worklib.Add_rca_4_32:v errors: 0, warnings: 0 module worklib.Add_half_248:v errors: 0, warnings: 0 module worklib.Add_half_247:v errors: 0, warnings: 0 module worklib.Add_full_124:v errors: 0, warnings: 0 module worklib.Add_half_246:v errors: 0, warnings: 0 module worklib.Add half 245:v errors: 0, warnings: 0 module worklib.Add_full_123:v

errors: 0, warnings: 0 module worklib.Add_half_244:v errors: 0, warnings: 0 module worklib.Add_half_243:v errors: 0, warnings: 0 module worklib.Add_full_122:v errors: 0, warnings: 0 module worklib.Add_half_242:v errors: 0, warnings: 0 module worklib.Add_half_241:v errors: 0, warnings: 0 module worklib.Add_full_121:v errors: 0, warnings: 0 module worklib.Add_rca_4_31:v errors: 0, warnings: 0 module worklib.Add half 240:v errors: 0, warnings: 0 module worklib.Add half 239:v errors: 0, warnings: 0 module worklib.Add_full_120:v errors: 0, warnings: 0 module worklib.Add_half_238:v errors: 0, warnings: 0 module worklib.Add half 237:v errors: 0, warnings: 0 module worklib.Add_full_119:v errors: 0, warnings: 0 module worklib.Add_half_236:v errors: 0, warnings: 0 module worklib.Add_half_235:v errors: 0, warnings: 0 module worklib.Add_full_118:v errors: 0, warnings: 0 module worklib.Add_half_234:v errors: 0, warnings: 0 module worklib.Add half 233:v errors: 0, warnings: 0 module worklib.Add_full_117:v errors: 0, warnings: 0 module worklib.Add_rca_4_30:v errors: 0, warnings: 0 module worklib.Add_half_232:v errors: 0, warnings: 0 module worklib.Add_half_231:v errors: 0, warnings: 0 module worklib.Add_full_116:v errors: 0, warnings: 0 module worklib.Add_half_230:v errors: 0, warnings: 0 module worklib.Add half 229:v errors: 0, warnings: 0 module worklib.Add_full_115:v

errors: 0, warnings: 0 module worklib.Add_half_228:v errors: 0, warnings: 0 module worklib.Add_half_227:v errors: 0, warnings: 0 module worklib.Add_full_114:v errors: 0, warnings: 0 module worklib.Add_half_226:v errors: 0, warnings: 0 module worklib.Add_half_225:v errors: 0, warnings: 0 module worklib.Add_full_113:v errors: 0, warnings: 0 module worklib.Add_rca_4_29:v errors: 0, warnings: 0 module worklib.Add half 224:v errors: 0, warnings: 0 module worklib.Add half 223:v errors: 0, warnings: 0 module worklib.Add_full_112:v errors: 0, warnings: 0 module worklib.Add_half_222:v errors: 0, warnings: 0 module worklib.Add half 221:v errors: 0, warnings: 0 module worklib.Add_full_111:v errors: 0, warnings: 0 module worklib.Add_half_220:v errors: 0, warnings: 0 module worklib.Add_half_219:v errors: 0, warnings: 0 module worklib.Add_full_110:v errors: 0, warnings: 0 module worklib.Add_half_218:v errors: 0, warnings: 0 module worklib.Add half 217:v errors: 0, warnings: 0 module worklib.Add_full_109:v errors: 0, warnings: 0 module worklib.Add_rca_4_28:v errors: 0, warnings: 0 module worklib.Add_half_216:v errors: 0, warnings: 0 module worklib.Add_half_215:v errors: 0, warnings: 0 module worklib.Add_full_108:v errors: 0, warnings: 0 module worklib.Add_half_214:v errors: 0, warnings: 0 module worklib.Add half 213:v errors: 0, warnings: 0 module worklib.Add_full_107:v

errors: 0, warnings: 0 module worklib.Add_half_212:v errors: 0, warnings: 0 module worklib.Add_half_211:v errors: 0, warnings: 0 module worklib.Add_full_106:v errors: 0, warnings: 0 module worklib.Add_half_210:v errors: 0, warnings: 0 module worklib.Add_half_209:v errors: 0, warnings: 0 module worklib.Add_full_105:v errors: 0, warnings: 0 module worklib.Add_rca_4_27:v errors: 0, warnings: 0 module worklib.Add half 208:v errors: 0, warnings: 0 module worklib.Add half 207:v errors: 0, warnings: 0 module worklib.Add_full_104:v errors: 0, warnings: 0 module worklib.Add_half_206:v errors: 0, warnings: 0 module worklib.Add half 205:v errors: 0, warnings: 0 module worklib.Add_full_103:v errors: 0, warnings: 0 module worklib.Add_half_204:v errors: 0, warnings: 0 module worklib.Add_half_203:v errors: 0, warnings: 0 module worklib.Add_full_102:v errors: 0, warnings: 0 module worklib.Add_half_202:v errors: 0, warnings: 0 module worklib.Add half 201:v errors: 0, warnings: 0 module worklib.Add_full_101:v errors: 0, warnings: 0 module worklib.Add_rca_4_26:v errors: 0, warnings: 0 module worklib.Add_half_200:v errors: 0, warnings: 0 module worklib.Add_half_199:v errors: 0, warnings: 0 module worklib.Add_full_100:v errors: 0, warnings: 0 module worklib.Add_half_198:v errors: 0, warnings: 0 module worklib.Add half 197:v errors: 0, warnings: 0 module worklib.Add_full_99:v

errors: 0, warnings: 0 module worklib.Add_half_196:v errors: 0, warnings: 0 module worklib.Add_half_195:v errors: 0, warnings: 0 module worklib.Add_full_98:v errors: 0, warnings: 0 module worklib.Add_half_194:v errors: 0, warnings: 0 module worklib.Add_half_193:v errors: 0, warnings: 0 module worklib.Add_full_97:v errors: 0, warnings: 0 module worklib.Add_rca_4_25:v errors: 0, warnings: 0 module worklib.Add rca 4:v errors: 0, warnings: 0 module worklib.Add half 192:v errors: 0, warnings: 0 module worklib.Add_half_191:v errors: 0, warnings: 0 module worklib.Add_full_96:v errors: 0, warnings: 0 module worklib.Add half 190:v errors: 0, warnings: 0 module worklib.Add_half_189:v errors: 0, warnings: 0 module worklib.Add_full_95:v errors: 0, warnings: 0 module worklib.Add_half_188:v errors: 0, warnings: 0 module worklib.Add_half_187:v errors: 0, warnings: 0 module worklib.Add_full_94:v errors: 0, warnings: 0 module worklib.Add half 186:v errors: 0, warnings: 0 module worklib.Add_half_185:v errors: 0, warnings: 0 module worklib.Add_full_93:v errors: 0, warnings: 0 module worklib.Add_rca_4_24:v errors: 0, warnings: 0 module worklib.Add_half_184:v errors: 0, warnings: 0 module worklib.Add_half_183:v errors: 0, warnings: 0 module worklib.Add_full_92:v errors: 0, warnings: 0 module worklib.Add half 182:v errors: 0, warnings: 0 module worklib.Add_half_181:v

errors: 0, warnings: 0 module worklib.Add_full_91:v errors: 0, warnings: 0 module worklib.Add_half_180:v errors: 0, warnings: 0 module worklib.Add_half_179:v errors: 0, warnings: 0 module worklib.Add_full_90:v errors: 0, warnings: 0 module worklib.Add_half_178:v errors: 0, warnings: 0 module worklib.Add_half_177:v errors: 0, warnings: 0 module worklib.Add_full_89:v errors: 0, warnings: 0 module worklib.Add rca 4 23:v errors: 0, warnings: 0 module worklib.Add half 176:v errors: 0, warnings: 0 module worklib.Add_half_175:v errors: 0, warnings: 0 module worklib.Add_full_88:v errors: 0, warnings: 0 module worklib.Add half 174:v errors: 0, warnings: 0 module worklib.Add_half_173:v errors: 0, warnings: 0 module worklib.Add_full_87:v errors: 0, warnings: 0 module worklib.Add_half_172:v errors: 0, warnings: 0 module worklib.Add_half_171:v errors: 0, warnings: 0 module worklib.Add_full_86:v errors: 0, warnings: 0 module worklib.Add half 170:v errors: 0, warnings: 0 module worklib.Add_half_169:v errors: 0, warnings: 0 module worklib.Add_full_85:v errors: 0, warnings: 0 module worklib.Add_rca_4_22:v errors: 0, warnings: 0 module worklib.Add_half_168:v errors: 0, warnings: 0 module worklib.Add_half_167:v errors: 0, warnings: 0 module worklib.Add_full_84:v errors: 0, warnings: 0 module worklib.Add half 166:v errors: 0, warnings: 0 module worklib.Add_half_165:v

errors: 0, warnings: 0 module worklib.Add_full_83:v errors: 0, warnings: 0 module worklib.Add_half_164:v errors: 0, warnings: 0 module worklib.Add_half_163:v errors: 0, warnings: 0 module worklib.Add_full_82:v errors: 0, warnings: 0 module worklib.Add_half_162:v errors: 0, warnings: 0 module worklib.Add_half_161:v errors: 0, warnings: 0 module worklib.Add_full_81:v errors: 0, warnings: 0 module worklib.Add rca 4 21:v errors: 0, warnings: 0 module worklib.Add half 160:v errors: 0, warnings: 0 module worklib.Add_half_159:v errors: 0, warnings: 0 module worklib.Add_full_80:v errors: 0, warnings: 0 module worklib.Add half 158:v errors: 0, warnings: 0 module worklib.Add_half_157:v errors: 0, warnings: 0 module worklib.Add_full_79:v errors: 0, warnings: 0 module worklib.Add_half_156:v errors: 0, warnings: 0 module worklib.Add_half_155:v errors: 0, warnings: 0 module worklib.Add_full_78:v errors: 0, warnings: 0 module worklib.Add half 154:v errors: 0, warnings: 0 module worklib.Add_half_153:v errors: 0, warnings: 0 module worklib.Add_full_77:v errors: 0, warnings: 0 module worklib.Add_rca_4_20:v errors: 0, warnings: 0 module worklib.Add_half_152:v errors: 0, warnings: 0 module worklib.Add_half_151:v errors: 0, warnings: 0 module worklib.Add_full_76:v errors: 0, warnings: 0 module worklib.Add half 150:v errors: 0, warnings: 0 module worklib.Add_half_149:v

errors: 0, warnings: 0 module worklib.Add_full_75:v errors: 0, warnings: 0 module worklib.Add_half_148:v errors: 0, warnings: 0 module worklib.Add_half_147:v errors: 0, warnings: 0 module worklib.Add_full_74:v errors: 0, warnings: 0 module worklib.Add_half_146:v errors: 0, warnings: 0 module worklib.Add_half_145:v errors: 0, warnings: 0 module worklib.Add_full_73:v errors: 0, warnings: 0 module worklib.Add rca 4 19:v errors: 0, warnings: 0 module worklib.Add half 144:v errors: 0, warnings: 0 module worklib.Add_half_143:v errors: 0, warnings: 0 module worklib.Add_full_72:v errors: 0, warnings: 0 module worklib.Add half 142:v errors: 0, warnings: 0 module worklib.Add_half_141:v errors: 0, warnings: 0 module worklib.Add_full_71:v errors: 0, warnings: 0 module worklib.Add_half_140:v errors: 0, warnings: 0 module worklib.Add_half_139:v errors: 0, warnings: 0 module worklib.Add_full_70:v errors: 0, warnings: 0 module worklib.Add half 138:v errors: 0, warnings: 0 module worklib.Add_half_137:v errors: 0, warnings: 0 module worklib.Add_full_69:v errors: 0, warnings: 0 module worklib.Add_rca_4_18:v errors: 0, warnings: 0 module worklib.Add_half_136:v errors: 0, warnings: 0 module worklib.Add_half_135:v errors: 0, warnings: 0 module worklib.Add_full_68:v errors: 0, warnings: 0 module worklib.Add half 134:v errors: 0, warnings: 0 module worklib.Add_half_133:v

errors: 0, warnings: 0 module worklib.Add_full_67:v errors: 0, warnings: 0 module worklib.Add_half_132:v errors: 0, warnings: 0 module worklib.Add_half_131:v errors: 0, warnings: 0 module worklib.Add_full_66:v errors: 0, warnings: 0 module worklib.Add_half_130:v errors: 0, warnings: 0 module worklib.Add_half_129:v errors: 0, warnings: 0 module worklib.Add_full_65:v errors: 0, warnings: 0 module worklib.Add rca 4 17:v errors: 0, warnings: 0 module worklib.Add rca 3:v errors: 0, warnings: 0 module worklib.Add_rca64_0:v errors: 0, warnings: 0 module worklib.Add_half_128:v errors: 0, warnings: 0 module worklib.Add half 127:v errors: 0, warnings: 0 module worklib.Add_full_64:v errors: 0, warnings: 0 module worklib.Add_half_126:v errors: 0, warnings: 0 module worklib.Add_half_125:v errors: 0, warnings: 0 module worklib.Add_full_63:v errors: 0, warnings: 0 module worklib.Add_half_124:v errors: 0, warnings: 0 module worklib.Add half 123:v errors: 0, warnings: 0 module worklib.Add_full_62:v errors: 0, warnings: 0 module worklib.Add_half_122:v errors: 0, warnings: 0 module worklib.Add_half_121:v errors: 0, warnings: 0 module worklib.Add_full_61:v errors: 0, warnings: 0 module worklib.Add_rca_4_16:v errors: 0, warnings: 0 module worklib.Add_half_120:v errors: 0, warnings: 0 module worklib.Add half 119:v errors: 0, warnings: 0 module worklib.Add_full_60:v

errors: 0, warnings: 0 module worklib.Add_half_118:v errors: 0, warnings: 0 module worklib.Add_half_117:v errors: 0, warnings: 0 module worklib.Add_full_59:v errors: 0, warnings: 0 module worklib.Add_half_116:v errors: 0, warnings: 0 module worklib.Add_half_115:v errors: 0, warnings: 0 module worklib.Add_full_58:v errors: 0, warnings: 0 module worklib.Add_half_114:v errors: 0, warnings: 0 module worklib.Add half 113:v errors: 0, warnings: 0 module worklib.Add full 57:v errors: 0, warnings: 0 module worklib.Add_rca_4_15:v errors: 0, warnings: 0 module worklib.Add_half_112:v errors: 0, warnings: 0 module worklib.Add half 111:v errors: 0, warnings: 0 module worklib.Add_full_56:v errors: 0, warnings: 0 module worklib.Add_half_110:v errors: 0, warnings: 0 module worklib.Add_half_109:v errors: 0, warnings: 0 module worklib.Add_full_55:v errors: 0, warnings: 0 module worklib.Add_half_108:v errors: 0, warnings: 0 module worklib.Add half 107:v errors: 0, warnings: 0 module worklib.Add_full_54:v errors: 0, warnings: 0 module worklib.Add_half_106:v errors: 0, warnings: 0 module worklib.Add_half_105:v errors: 0, warnings: 0 module worklib.Add_full_53:v errors: 0, warnings: 0 module worklib.Add_rca_4_14:v errors: 0, warnings: 0 module worklib.Add_half_104:v errors: 0, warnings: 0 module worklib.Add half 103:v errors: 0, warnings: 0 module worklib.Add_full_52:v

errors: 0, warnings: 0 module worklib.Add_half_102:v errors: 0, warnings: 0 module worklib.Add_half_101:v errors: 0, warnings: 0 module worklib.Add_full_51:v errors: 0, warnings: 0 module worklib.Add_half_100:v errors: 0, warnings: 0 module worklib.Add_half_99:v errors: 0, warnings: 0 module worklib.Add_full_50:v errors: 0, warnings: 0 module worklib.Add_half_98:v errors: 0, warnings: 0 module worklib.Add half 97:v errors: 0, warnings: 0 module worklib.Add full 49:v errors: 0, warnings: 0 module worklib.Add_rca_4_13:v errors: 0, warnings: 0 module worklib.Add_half_96:v errors: 0, warnings: 0 module worklib.Add half 95:v errors: 0, warnings: 0 module worklib.Add_full_48:v errors: 0, warnings: 0 module worklib.Add half 94:v errors: 0, warnings: 0 module worklib.Add_half_93:v errors: 0, warnings: 0 module worklib.Add_full_47:v errors: 0, warnings: 0 module worklib.Add_half_92:v errors: 0, warnings: 0 module worklib.Add half 91:v errors: 0, warnings: 0 module worklib.Add_full_46:v errors: 0, warnings: 0 module worklib.Add_half_90:v errors: 0, warnings: 0 module worklib.Add_half_89:v errors: 0, warnings: 0 module worklib.Add_full_45:v errors: 0, warnings: 0 module worklib.Add_rca_4_12:v errors: 0, warnings: 0 module worklib.Add_half_88:v errors: 0, warnings: 0 module worklib.Add half 87:v errors: 0, warnings: 0 module worklib.Add_full_44:v

errors: 0, warnings: 0 module worklib.Add_half_86:v errors: 0, warnings: 0 module worklib.Add_half_85:v errors: 0, warnings: 0 module worklib.Add_full_43:v errors: 0, warnings: 0 module worklib.Add_half_84:v errors: 0, warnings: 0 module worklib.Add_half_83:v errors: 0, warnings: 0 module worklib.Add_full_42:v errors: 0, warnings: 0 module worklib.Add_half_82:v errors: 0, warnings: 0 module worklib.Add half 81:v errors: 0, warnings: 0 module worklib.Add full 41:v errors: 0, warnings: 0 module worklib.Add_rca_4_11:v errors: 0, warnings: 0 module worklib.Add_half_80:v errors: 0, warnings: 0 module worklib.Add half 79:v errors: 0, warnings: 0 module worklib.Add_full_40:v errors: 0, warnings: 0 module worklib.Add half 78:v errors: 0, warnings: 0 module worklib.Add_half_77:v errors: 0, warnings: 0 module worklib.Add_full_39:v errors: 0, warnings: 0 module worklib.Add_half_76:v errors: 0, warnings: 0 module worklib.Add half 75:v errors: 0, warnings: 0 module worklib.Add_full_38:v errors: 0, warnings: 0 module worklib.Add_half_74:v errors: 0, warnings: 0 module worklib.Add_half_73:v errors: 0, warnings: 0 module worklib.Add_full_37:v errors: 0, warnings: 0 module worklib.Add_rca_4_10:v errors: 0, warnings: 0 module worklib.Add_half_72:v errors: 0, warnings: 0 module worklib.Add half 71:v errors: 0, warnings: 0 module worklib.Add_full_36:v

errors: 0, warnings: 0 module worklib.Add_half_70:v errors: 0, warnings: 0 module worklib.Add_half_69:v errors: 0, warnings: 0 module worklib.Add_full_35:v errors: 0, warnings: 0 module worklib.Add_half_68:v errors: 0, warnings: 0 module worklib.Add_half_67:v errors: 0, warnings: 0 module worklib.Add_full_34:v errors: 0, warnings: 0 module worklib.Add_half_66:v errors: 0, warnings: 0 module worklib.Add half 65:v errors: 0, warnings: 0 module worklib.Add full 33:v errors: 0, warnings: 0 module worklib.Add_rca_4_9:v errors: 0, warnings: 0 module worklib.Add_rca_2:v errors: 0, warnings: 0 module worklib.Add half 64:v errors: 0, warnings: 0 module worklib.Add_half_63:v errors: 0, warnings: 0 module worklib.Add full 32:v errors: 0, warnings: 0 module worklib.Add_half_62:v errors: 0, warnings: 0 module worklib.Add_half_61:v errors: 0, warnings: 0 module worklib.Add_full_31:v errors: 0, warnings: 0 module worklib.Add half 60:v errors: 0, warnings: 0 module worklib.Add_half_59:v errors: 0, warnings: 0 module worklib.Add_full_30:v errors: 0, warnings: 0 module worklib.Add_half_58:v errors: 0, warnings: 0 module worklib.Add_half_57:v errors: 0, warnings: 0 module worklib.Add_full_29:v errors: 0, warnings: 0 module worklib.Add_rca_4_8:v errors: 0, warnings: 0 module worklib.Add half 56:v errors: 0, warnings: 0 module worklib.Add_half_55:v

errors: 0, warnings: 0 module worklib.Add_full_28:v errors: 0, warnings: 0 module worklib.Add_half_54:v errors: 0, warnings: 0 module worklib.Add_half_53:v errors: 0, warnings: 0 module worklib.Add_full_27:v errors: 0, warnings: 0 module worklib.Add_half_52:v errors: 0, warnings: 0 module worklib.Add_half_51:v errors: 0, warnings: 0 module worklib.Add_full_26:v errors: 0, warnings: 0 module worklib.Add half 50:v errors: 0, warnings: 0 module worklib.Add half 49:v errors: 0, warnings: 0 module worklib.Add_full_25:v errors: 0, warnings: 0 module worklib.Add_rca_4_7:v errors: 0, warnings: 0 module worklib.Add half 48:v errors: 0, warnings: 0 module worklib.Add_half_47:v errors: 0, warnings: 0 module worklib.Add full 24:v errors: 0, warnings: 0 module worklib.Add_half_46:v errors: 0, warnings: 0 module worklib.Add_half_45:v errors: 0, warnings: 0 module worklib.Add_full_23:v errors: 0, warnings: 0 module worklib.Add half 44:v errors: 0, warnings: 0 module worklib.Add_half_43:v errors: 0, warnings: 0 module worklib.Add_full_22:v errors: 0, warnings: 0 module worklib.Add_half_42:v errors: 0, warnings: 0 module worklib.Add_half_41:v errors: 0, warnings: 0 module worklib.Add_full_21:v errors: 0, warnings: 0 module worklib.Add_rca_4_6:v errors: 0, warnings: 0 module worklib.Add half 40:v errors: 0, warnings: 0 module worklib.Add_half_39:v

errors: 0, warnings: 0 module worklib.Add_full_20:v errors: 0, warnings: 0 module worklib.Add_half_38:v errors: 0, warnings: 0 module worklib.Add_half_37:v errors: 0, warnings: 0 module worklib.Add_full_19:v errors: 0, warnings: 0 module worklib.Add_half_36:v errors: 0, warnings: 0 module worklib.Add_half_35:v errors: 0, warnings: 0 module worklib.Add_full_18:v errors: 0, warnings: 0 module worklib.Add half 34:v errors: 0, warnings: 0 module worklib.Add half 33:v errors: 0, warnings: 0 module worklib.Add_full_17:v errors: 0, warnings: 0 module worklib.Add_rca_4_5:v errors: 0, warnings: 0 module worklib.Add half 32:v errors: 0, warnings: 0 module worklib.Add_half_31:v errors: 0, warnings: 0 module worklib.Add full 16:v errors: 0, warnings: 0 module worklib.Add_half_30:v errors: 0, warnings: 0 module worklib.Add_half_29:v errors: 0, warnings: 0 module worklib.Add_full_15:v errors: 0, warnings: 0 module worklib.Add half 28:v errors: 0, warnings: 0 module worklib.Add_half_27:v errors: 0, warnings: 0 module worklib.Add_full_14:v errors: 0, warnings: 0 module worklib.Add_half_26:v errors: 0, warnings: 0 module worklib.Add_half_25:v errors: 0, warnings: 0 module worklib.Add_full_13:v errors: 0, warnings: 0 module worklib.Add_rca_4_4:v errors: 0, warnings: 0 module worklib.Add half 24:v errors: 0, warnings: 0 module worklib.Add_half_23:v

errors: 0, warnings: 0 module worklib.Add_full_12:v errors: 0, warnings: 0 module worklib.Add_half_22:v errors: 0, warnings: 0 module worklib.Add_half_21:v errors: 0, warnings: 0 module worklib.Add_full_11:v errors: 0, warnings: 0 module worklib.Add_half_20:v errors: 0, warnings: 0 module worklib.Add_half_19:v errors: 0, warnings: 0 module worklib.Add_full_10:v errors: 0, warnings: 0 module worklib.Add half 18:v errors: 0, warnings: 0 module worklib.Add half 17:v errors: 0, warnings: 0 module worklib.Add_full_9:v errors: 0, warnings: 0 module worklib.Add_rca_4_3:v errors: 0, warnings: 0 module worklib.Add half 16:v errors: 0, warnings: 0 module worklib.Add_half_15:v errors: 0, warnings: 0 module worklib.Add full 8:v errors: 0, warnings: 0 module worklib.Add_half_14:v errors: 0, warnings: 0 module worklib.Add_half_13:v errors: 0, warnings: 0 module worklib.Add_full_7:v errors: 0, warnings: 0 module worklib.Add half 12:v errors: 0, warnings: 0 module worklib.Add_half_11:v errors: 0, warnings: 0 module worklib.Add_full_6:v errors: 0, warnings: 0 module worklib.Add_half_10:v errors: 0, warnings: 0 module worklib.Add_half_9:v errors: 0, warnings: 0 module worklib.Add_full_5:v errors: 0, warnings: 0 module worklib.Add_rca_4_2:v errors: 0, warnings: 0 module worklib.Add half 8:v errors: 0, warnings: 0 module worklib.Add_half_7:v

errors: 0, warnings: 0 module worklib.Add_full_4:v errors: 0, warnings: 0 module worklib.Add_half_6:v errors: 0, warnings: 0 module worklib.Add_half_5:v errors: 0, warnings: 0 module worklib.Add_full_3:v errors: 0, warnings: 0 module worklib.Add_half_4:v errors: 0, warnings: 0 module worklib.Add_half_3:v errors: 0, warnings: 0 module worklib.Add_full_2:v errors: 0, warnings: 0 module worklib.Add half 2:v errors: 0, warnings: 0 module worklib.Add half 1:v errors: 0, warnings: 0 module worklib.Add_full_1:v errors: 0, warnings: 0 module worklib.Add_rca_4_1:v errors: 0, warnings: 0 module worklib.Add rca 1:v errors: 0, warnings: 0 module worklib.Add_rca64_1:v errors: 0, warnings: 0 module worklib.Add half 320:v errors: 0, warnings: 0 module worklib.Add_half_319:v errors: 0, warnings: 0 module worklib.Add_full_160:v errors: 0, warnings: 0 module worklib.Add_half_318:v errors: 0, warnings: 0 module worklib.Add half 317:v errors: 0, warnings: 0 module worklib.Add_full_159:v errors: 0, warnings: 0 module worklib.Add_half_316:v errors: 0, warnings: 0 module worklib.Add_half_315:v errors: 0, warnings: 0 module worklib.Add_full_158:v errors: 0, warnings: 0 module worklib.Add_half_314:v errors: 0, warnings: 0 module worklib.Add_half_313:v errors: 0, warnings: 0 module worklib.Add full 157:v errors: 0, warnings: 0 module worklib.Add_rca_4_40:v

errors: 0, warnings: 0 module worklib.Add_half_312:v errors: 0, warnings: 0 module worklib.Add_half_311:v errors: 0, warnings: 0 module worklib.Add_full_156:v errors: 0, warnings: 0 module worklib.Add_half_310:v errors: 0, warnings: 0 module worklib.Add_half_309:v errors: 0, warnings: 0 module worklib.Add_full_155:v errors: 0, warnings: 0 module worklib.Add_half_308:v errors: 0, warnings: 0 module worklib.Add half 307:v errors: 0, warnings: 0 module worklib.Add full 154:v errors: 0, warnings: 0 module worklib.Add_half_306:v errors: 0, warnings: 0 module worklib.Add_half_305:v errors: 0, warnings: 0 module worklib.Add full 153:v errors: 0, warnings: 0 module worklib.Add_rca_4_39:v errors: 0, warnings: 0 module worklib.Add_half_304:v errors: 0, warnings: 0 module worklib.Add_half_303:v errors: 0, warnings: 0 module worklib.Add_full_152:v errors: 0, warnings: 0 module worklib.Add_half_302:v errors: 0, warnings: 0 module worklib.Add half 301:v errors: 0, warnings: 0 module worklib.Add_full_151:v errors: 0, warnings: 0 module worklib.Add_half_300:v errors: 0, warnings: 0 module worklib.Add_half_299:v errors: 0, warnings: 0 module worklib.Add_full_150:v errors: 0, warnings: 0 module worklib.Add_half_298:v errors: 0, warnings: 0 module worklib.Add_half_297:v errors: 0, warnings: 0 module worklib.Add full 149:v errors: 0, warnings: 0 module worklib.Add_rca_4_38:v

errors: 0, warnings: 0 module worklib.Add_half_296:v errors: 0, warnings: 0 module worklib.Add_half_295:v errors: 0, warnings: 0 module worklib.Add_full_148:v errors: 0, warnings: 0 module worklib.Add_half_294:v errors: 0, warnings: 0 module worklib.Add_half_293:v errors: 0, warnings: 0 module worklib.Add_full_147:v errors: 0, warnings: 0 module worklib.Add_half_292:v errors: 0, warnings: 0 module worklib.Add half 291:v errors: 0, warnings: 0 module worklib.Add full 146:v errors: 0, warnings: 0 module worklib.Add_half_290:v errors: 0, warnings: 0 module worklib.Add_half_289:v errors: 0, warnings: 0 module worklib.Add full 145:v errors: 0, warnings: 0 module worklib.Add_rca_4_37:v errors: 0, warnings: 0 module worklib.Add_half_288:v errors: 0, warnings: 0 module worklib.Add_half_287:v errors: 0, warnings: 0 module worklib.Add_full_144:v errors: 0, warnings: 0 module worklib.Add_half_286:v errors: 0, warnings: 0 module worklib.Add half 285:v errors: 0, warnings: 0 module worklib.Add_full_143:v errors: 0, warnings: 0 module worklib.Add_half_284:v errors: 0, warnings: 0 module worklib.Add_half_283:v errors: 0, warnings: 0 module worklib.Add_full_142:v errors: 0, warnings: 0 module worklib.Add_half_282:v errors: 0, warnings: 0 module worklib.Add_half_281:v errors: 0, warnings: 0 module worklib.Add full 141:v errors: 0, warnings: 0 module worklib.Add_rca_4_36:v

errors: 0, warnings: 0 module worklib.Add_half_280:v errors: 0, warnings: 0 module worklib.Add_half_279:v errors: 0, warnings: 0 module worklib.Add_full_140:v errors: 0, warnings: 0 module worklib.Add_half_278:v errors: 0, warnings: 0 module worklib.Add_half_277:v errors: 0, warnings: 0 module worklib.Add_full_139:v errors: 0, warnings: 0 module worklib.Add_half_276:v errors: 0, warnings: 0 module worklib.Add half 275:v errors: 0, warnings: 0 module worklib.Add full 138:v errors: 0, warnings: 0 module worklib.Add_half_274:v errors: 0, warnings: 0 module worklib.Add_half_273:v errors: 0, warnings: 0 module worklib.Add full 137:v errors: 0, warnings: 0 module worklib.Add_rca_4_35:v errors: 0, warnings: 0 module worklib.Add_half_272:v errors: 0, warnings: 0 module worklib.Add_half_271:v errors: 0, warnings: 0 module worklib.Add_full_136:v errors: 0, warnings: 0 module worklib.Add_half_270:v errors: 0, warnings: 0 module worklib.Add half 269:v errors: 0, warnings: 0 module worklib.Add_full_135:v errors: 0, warnings: 0 module worklib.Add_half_268:v errors: 0, warnings: 0 module worklib.Add_half_267:v errors: 0, warnings: 0 module worklib.Add_full_134:v errors: 0, warnings: 0 module worklib.Add_half_266:v errors: 0, warnings: 0 module worklib.Add_half_265:v errors: 0, warnings: 0 module worklib.Add full 133:v errors: 0, warnings: 0 module worklib.Add_rca_4_34:v

```
errors: 0, warnings: 0
     module worklib.Add half 264:v
           errors: 0, warnings: 0
     module worklib.Add_half_263:v
           errors: 0, warnings: 0
     module worklib.Add_full_132:v
           errors: 0, warnings: 0
     module worklib.Add_half_262:v
           errors: 0, warnings: 0
     module worklib.Add_half_261:v
           errors: 0, warnings: 0
     module worklib.Add_full_131:v
           errors: 0, warnings: 0
     module worklib.Add_half_260:v
           errors: 0, warnings: 0
     module worklib.Add half 259:v
           errors: 0, warnings: 0
     module worklib.Add full 130:v
           errors: 0, warnings: 0
     module worklib.Add_half_258:v
           errors: 0, warnings: 0
     module worklib.Add_half_257:v
           errors: 0, warnings: 0
     module worklib.Add full 129:v
           errors: 0, warnings: 0
     module worklib.Add_rca_4_33:v
           errors: 0, warnings: 0
     module worklib.Add rca 5:v
           errors: 0, warnings: 0
     module worklib.mul_DW01_inc_0:v
           errors: 0, warnings: 0
     module worklib.mul:v
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CEOX1.tsbvlibp
     module tc240c.CEOX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAN2X1.tsbvlibp
     module tc240c.CAN2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR2X1.tsbvlibp
     module tc240c.COR2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVX2.tsbvlibp
     module tc240c.CIVX2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CENX1.tsbvlibp
     module tc240c.CENX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CEOXL.tsbvlibp
     module tc240c.CEOXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR2X1.tsbvlibp
```

```
module tc240c.CNR2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND2IX1.tsbvlibp
     module tc240c.CND2IX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND2XL.tsbvlibp
     module tc240c.CND2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND2X1.tsbvlibp
     module tc240c.CND2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVXL.tsbvlibp
     module tc240c.CIVXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAN2XL.tsbvlibp
     module tc240c.CAN2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CHA1X1.tsbvlibp
     module tc240c.CHA1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CTSX2.tsbvlibp
     module tc240c.CTSX2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR2X1.tsbvlibp
     module tc240c.CAOR2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR1X1.tsbvlibp
     module tc240c.CAOR1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR8X1.tsbvlibp
     module tc240c.CNR8X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR4X1.tsbvlibp
     module tc240c.COR4X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR8X1.tsbvlibp
     module tc240c.COR8X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/veriloq/tc240c/CAN3X2.tsbvlibp
     module tc240c.CAN3X2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1QXL.tsbvlibp
     module tc240c.CFD1QXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp
     module tc240c.CFD2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp
     module tc240c.CFD1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1QX1.tsbvlibp
     module tc240c.CFD1QX1:tsbvlibp
```

```
errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1QX2.tsbvlibp
     module tc240c.CFD1QX2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/veriloq/tc240c/CAOR2X4.tsbvlibp
     module tc240c.CAOR2X4:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND1X1.tsbvlibp
     module tc240c.COND1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND1XL.tsbvlibp
     module tc240c.COND1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND3XL.tsbvlibp
     module tc240c.CND3XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp
     module tc240c.CIVDX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVX3.tsbvlibp
     module tc240c.CIVX3:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVX1.tsbvlibp
     module tc240c.CIVX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR2X2.tsbvlibp
     module tc240c.CAOR2X2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNIVX1.tsbvlibp
     module tc240c.CNIVX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CANR2XL.tsbvlibp
     module tc240c.CANR2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND3X2.tsbvlibp
     module tc240c.COND3X2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNIVXL.tsbvlibp
     module tc240c.CNIVXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND2IXL.tsbvlibp
     module tc240c.CND2IXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR2IXL.tsbvlibp
     module tc240c.CNR2IXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CDLY1XL.tsbvlibp
     module tc240c.CDLY1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR2XL.tsbvlibp
     module tc240c.CAOR2XL:tsbvlibp
           errors: 0, warnings: 0
```

```
file: /apps/toshiba/sjsu/verilog/tc240c/CANR1XL.tsbvlibp
     module tc240c.CANR1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR2IX1.tsbvlibp
     module tc240c.CNR2IX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND11X1.tsbvlibp
     module tc240c.COND11X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR3X1.tsbvlibp
     module tc240c.COR3X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/veriloq/tc240c/CANR2X1.tsbvlibp
     module tc240c.CANR2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR3XL.tsbvlibp
     module tc240c.CNR3XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAN8X1.tsbvlibp
     module tc240c.CAN8X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR4X1.tsbvlibp
     module tc240c.CNR4X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND4X1.tsbvlibp
     module tc240c.CND4X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND3X1.tsbvlibp
     module tc240c.COND3X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR6X1.tsbvlibp
     module tc240c.COR6X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp
     module tc240c.tsbCFD1QXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD2XL.tsbvlibp
     module tc240c.tsbCFD2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1XL.tsbvlibp
     module tc240c.tsbCFD1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp
     module tc240c.tsbCFD1QX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp
     module tc240c.tsbCFD1QX2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TFDPNOprim.tsbvlibp
     primitive tc240c.TFDPNOprim:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TFDPRBNOprim.tsbvlibp
```

```
primitive tc240c.TFDPRBNOprim:tsbvlibp
          errors: 0, warnings: 0
          Caching library 'tc240c' ..... Done
          Caching library 'worklib' ..... Done
     Elaborating the design hierarchy:
 Add_rca_0 M1 ( .sum(w10), .a({1'b0, operal_not[30:0]}), .b({1'b0,
1'b0, 1'b0,
ncelab: *W,CUVWSP (./mul_netlist.v,7376|13): 1 output port was not
connected:
ncelab: (./mul netlist.v,1149): c out
 Add_rca64_0 M2 ( .sum({SYNOPSYS_UNCONNECTED__0,
SYNOPSYS_UNCONNECTED__1,
ncelab: *W,CUVWSP (./mul netlist.v,7380|15): 1 output port was not
connected:
ncelab: (./mul netlist.v,3512): c out
 Add_rca64_1 M4 ( .sum(w12), .a({1'b1, result_not[62:0]}), .b({1'b0,
1'b0,
ncelab: *W,CUVWSP (./mul_netlist.v,7403|15): 1 output port was not
connected:
ncelab: (./mul_netlist.v,5886): c_out
 Add_rca_5 M3 ( .sum(w1), .a(operal_copy), .b({1'b0, D[30:0]}),
.c_in(1'b0)
ncelab: *W,CUVWSP (./mul_netlist.v,7410|13): 1 output port was not
connected:
ncelab: (./mul_netlist.v,7046): c_out
 CFD1XL \nest_reg[1] ( .D(n541), .CP(clock), .QN(n1103) );
ncelab: *W,CUVWSP (./mul_netlist.v,7671|21): 1 output port was not
connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp,7): Q
 CFD1XL \nest_reg[2] ( .D(n540), .CP(clock), .Q(n18) );
ncelab: *W,CUVWSP (./mul_netlist.v,7672|21): 1 output port was not
connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp,7): QN
     Building instance overlay tables: ..... Done
     Generating native compiled code:
          tc240c.CANR1XL:tsbvlibp <0x5b3d9c36>
                streams:
                          0, words:
                                        0
          tc240c.CANR2X1:tsbvlibp <0x759f56f5>
                streams: 0, words:
           tc240c.CANR2XL:tsbvlibp <0x0bda707f>
```

```
streams: 0, words: 0
     tc240c.CAOR1X1:tsbvlibp <0x108972c0>
         streams: 0, words: 0
    tc240c.CAOR2X1:tsbvlibp <0x638225ab>
         streams: 0, words: 0
     tc240c.CAOR2X2:tsbvlibp <0x6454edba>
         streams: 0, words: 0
     tc240c.CAOR2X4:tsbvlibp <0x29c615e0>
         streams: 0, words: 0
     tc240c.CAOR2XL:tsbvlibp <0x79bd3f40>
         streams: 0, words: 0
     tc240c.CENX1:tsbvlibp <0x4a8c49cd>
         streams: 0, words: 0
     tc240c.CEOX1:tsbvlibp <0x4400a8d7>
         streams: 0, words: 0
     tc240c.CEOXL:tsbvlibp <0x098af818>
         streams: 0, words: 0
     tc240c.CHA1X1:tsbvlibp <0x30760590>
         streams: 0, words: 0
     tc240c.COND11X1:tsbvlibp <0x165630b3>
         streams: 0, words: 0
     tc240c.COND1X1:tsbvlibp <0x69c0ce76>
         streams: 0, words:
     tc240c.COND1XL:tsbvlibp <0x36ede661>
         streams: 0, words: 0
     tc240c.COND3X1:tsbvlibp <0x3c28d710>
         streams: 0, words: 0
     tc240c.COND3X2:tsbvlibp <0x795bf7d1>
         streams: 0, words: 0
     tc240c.tsbCFD1QX1:tsbvlibp <0x1f1b900c>
         streams: 0, words: 0
     tc240c.tsbCFD1QX2:tsbvlibp <0x304ca27b>
         streams: 0, words: 0
     tc240c.tsbCFD1QXL:tsbvlibp <0x0755e884>
         streams: 0, words: 0
     tc240c.tsbCFD1XL:tsbvlibp <0x355406e0>
         streams: 0, words: 0
     tc240c.tsbCFD2XL:tsbvlibp <0x6725408c>
         streams: 0, words: 0
     worklib.Add_rca64_0:v <0x73760c11>
          streams: 2, words: 409
     worklib.Add_rca64_1:v <0x78f25dd2>
         streams: 2, words: 409
     worklib.mul:v <0x5db60616>
         streams: 2, words: 324
    worklib.test_mul:v <0x1126b2ed>
          streams: 11, words: 12635
Building instance specific data structures.
Loading native compiled code: ...... Done
```

Design hierarchy summary:

	Instances	Unique
Modules:	3168	692
UDPs:	262	2
Primitives:	8553	10
Timing outputs:	2311	32
Registers:	268	13
Scalar wires:	2591	_
Expanded wires:	256	7
Vectored wires:	2	_
Initial blocks:	4	4
Pseudo assignments	: 12	12
Timing checks:	1581	532
Simulation timesca	le: 10ps	

Writing initial simulation snapshot: worklib.test_mul:v Loading snapshot worklib.test_mul:v Done ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc ncsim> run

```
0 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
20 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
30 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
40 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
50 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
60 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
70 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
80 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
90 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
100 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
110 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
120 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
130 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
140 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
150 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
160 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
```

```
170 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
180 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
190 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
200 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
210 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
220 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
230 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
240 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
250 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
260 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
270 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
280 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
290 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
300 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
310 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
320 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
330 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
340 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
350 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
360 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
370 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
380 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
390 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
400 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
410 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
420 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
```

```
430 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
440 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
450 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
460 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
470 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
480 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
490 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
500 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
510 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
520 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
530 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
550 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
560 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
570 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
580 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
590 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
600 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
620 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
630 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
640 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
650 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
660 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
670 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
680 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
```

```
690 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
700 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
710 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
720 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
730 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
740 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
750 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
760 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
770 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
780 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
790 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
800 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
810 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
820 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
830 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
840 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
850 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
860 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
880 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
900 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
920 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
930 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
940 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
```

```
950 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
960 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
970 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
980 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
990 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1000 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1010 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1020 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1030 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1040 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1050 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1060 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1070 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1080 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1090 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1100 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1110 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1120 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1130 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1140 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1150 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1160 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1170 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1180 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1190 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1200 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
```

```
1210 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1220 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1230 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1240 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1250 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1260 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1270 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1280 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1290 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1300 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1310 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1320 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1330 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1340 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1350 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1360 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1370 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1380 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1390 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1400 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1410 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1420 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1430 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1440 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1450 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1460 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
```

```
1470 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1480 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1490 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1500 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1510 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1520 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1530 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1540 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1550 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1551 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1555 operal=babababb, opera2=12121212121212121,
1560 opera1=babababb, opera2=1212121212121212,
1570 operal=babababb, opera2=1212121212121212,
1575 operal=babababb, opera2=121212121212121212,
1580 operal=babababb, opera2=1212121212121212,
1590 operal=babababb, opera2=1212121212121212,
1595 operal=babababb, opera2=1212121212121212,
1600 operal=babababb, opera2=12121212121212121,
1610 operal=babababb, opera2=1212121212121212,
1611 opera1=babababb, opera2=1212121212121212,
1620 opera1=babababb, opera2=1212121212121212,
1630 operal=babababb, opera2=1212121212121212,
1640 opera1=babababb, opera2=1212121212121212,
1650 operal=babababb, opera2=1212121212121212,
1660 opera1=babababb, opera2=1212121212121212,
1670 operal=babababb, opera2=12121212121212121,
```

```
1680 operal=babababb, opera2=121212121212121212,
1690 operal=babababb, opera2=1212121212121212,
1700 operal=babababb, opera2=1212121212121212,
1710 operal=babababb, opera2=121212121212121212,
1720 operal=babababb, opera2=121212121212121212,
1730 operal=babababb, opera2=1212121212121212,
1740 operal=babababb, opera2=1212121212121212,
1750 opera1=babababb, opera2=1212121212121212,
1760 operal=babababb, opera2=12121212121212121,
1770 opera1=babababb, opera2=1212121212121212,
1780 operal=babababb, opera2=121212121212121212,
1790 opera1=babababb, opera2=1212121212121212,
1800 operal=babababb, opera2=1212121212121212,
1810 operal=babababb, opera2=121212121212121212,
1820 operal=babababb, opera2=1212121212121212,
1830 operal=babababb, opera2=1212121212121212,
1840 operal=babababb, opera2=121212121212121212,
1850 operal=babababb, opera2=1212121212121212,
1860 operal=babababb, opera2=1212121212121212,
1870 opera1=babababb, opera2=1212121212121212,
1880 opera1=babababb, opera2=1212121212121212,
1890 operal=babababb, opera2=12121212121212121,
1900 opera1=babababb, opera2=1212121212121212,
1910 operal=babababb, opera2=1212121212121212,
1920 opera1=babababb, opera2=1212121212121212,
1930 operal=babababb, opera2=1212121212121212,
```

```
1940 operal=babababb, opera2=121212121212121212,
1950 opera1=babababb, opera2=1212121212121212,
1960 operal=babababb, opera2=1212121212121212,
1970 operal=babababb, opera2=121212121212121212,
1980 operal=babababb, opera2=121212121212121212,
1990 operal=babababb, opera2=1212121212121212,
2000 operal=babababb, opera2=12121212121212121,
2010 operal=babababb, opera2=1212121212121212,
2020 operal=babababb, opera2=12121212121212121,
2030 opera1=babababb, opera2=1212121212121212,
2040 operal=babababb, opera2=121212121212121212,
2050 opera1=babababb, opera2=1212121212121212,
2060 opera1=babababb, opera2=12121212121212121,
2070 operal=babababb, opera2=121212121212121212,
2080 operal=babababb, opera2=1212121212121212,
2090 operal=babababb, opera2=1212121212121212,
2100 operal=babababb, opera2=121212121212121212,
2110 operal=babababb, opera2=1212121212121212,
2120 opera1=babababb, opera2=1212121212121212,
2130 opera1=babababb, opera2=1212121212121212,
2140 opera1=babababb, opera2=1212121212121212,
2150 operal=babababb, opera2=12121212121212121,
2160 opera1=babababb, opera2=1212121212121212,
2170 opera1=babababb, opera2=12121212121212121,
2180 opera1=babababb, opera2=1212121212121212,
2190 operal=babababb, opera2=12121212121212121,
```

```
2200 operal=babababb, opera2=121212121212121212,
2210 operal=babababb, opera2=1212121212121212,
2220 opera1=babababb, opera2=1212121212121212,
2230 operal=babababb, opera2=12121212121212121,
2240 operal=babababb, opera2=1212121212121212,
2250 opera1=babababb, opera2=1212121212121212,
2260 operal=babababb, opera2=1212121212121212,
2270 opera1=babababb, opera2=1212121212121212,
2280 operal=babababb, opera2=1212121212121212,
2290 opera1=babababb, opera2=1212121212121212,
2291 operal=babababb, opera2=121212121212121212,
2300 operal=babababb, opera2=1212121212121212,
2310 operal=babababb, opera2=1212121212121212,
2320 operal=babababb, opera2=12121212121212121,
2330 operal=babababb, opera2=1212121212121212,
2331 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2340 operal=babababb, opera2=12121212121212121,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2350 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2360 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2370 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2380 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2390 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2400 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2410 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2420 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
          2430 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
```

```
2440 operal=babababb, opera2=121212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2450 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2460 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2470 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2480 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2490 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2500 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2510 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2520 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2530 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2540 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2550 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2560 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2570 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2580 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2590 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2600 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2610 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2620 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2630 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2640 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2650 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2660 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2670 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2680 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2690 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
```

```
2700 operal=babababb, opera2=121212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2710 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2720 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2730 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2740 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2750 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2760 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2770 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2780 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2790 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2800 operal=babababb, opera2=12121212121212121,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2810 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2820 opera1=babababb, opera2=12121212121212121,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2830 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2840 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2850 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2860 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2870 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2880 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2890 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2900 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2910 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2920 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2930 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2940 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
                2950 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
```

```
2960 operal=babababb, opera2=12121212121212121,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              2970 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              2980 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              2990 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3000 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3010 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3020 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3030 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3040 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3050 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3060 opera1=babababb, opera2=12121212121212121,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3070 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3080 opera1=babababb, opera2=121212121212121212,
start=0, clock=0, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3090 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
              3095 opera1=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=0, reset=1, valid=1, result=fb1c3d5e89684726
              3100 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=0, reset=1, valid=1, result=fb1c3d5e89684726
              3110 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=fb1c3d5e89684726
Warning!
        Timing violation
          $hold( posedge CP &&& D_CD_low:3110 NS, CD:3110100 PS,
0.52 : 520 PS );
          File:
/apps/toshiba/sjsu/verilog/tc240c/tsbCFD2XL.tsbvlibp, line = 39
          Scope: test_mul.M1.\cust_reg[2] .tsbCFD2XL_1
          Time: 3110100 PS
              3111 opera1=24681357, opera2=abababababababac,
3120 opera1=24681357, opera2=abababababababac,
3130 opera1=24681357, opera2=abababababababac,
3140 opera1=24681357, opera2=abababababababac,
```

```
3150 opera1=24681357, opera2=abababababababac,
3160 opera1=24681357, opera2=abababababababac,
3170 opera1=24681357, opera2=abababababababac,
3171 opera1=24681357, opera2=abababababababac,
3180 opera1=24681357, opera2=abababababababac,
3190 opera1=24681357, opera2=abababababababac,
3200 opera1=24681357, opera2=abababababababac,
3210 opera1=24681357, opera2=abababababababac,
3220 opera1=24681357, opera2=abababababababac,
3230 opera1=24681357, opera2=abababababababac,
3240 opera1=24681357, opera2=abababababababac,
3250 opera1=24681357, opera2=abababababababac,
3260 opera1=24681357, opera2=abababababababac,
3270 opera1=24681357, opera2=abababababababac,
3280 opera1=24681357, opera2=abababababababac,
3290 opera1=24681357, opera2=abababababababac,
3300 opera1=24681357, opera2=abababababababac,
3310 opera1=24681357, opera2=abababababababac,
3320 opera1=24681357, opera2=abababababababac,
3330 opera1=24681357, opera2=abababababababac,
3340 opera1=24681357, opera2=abababababababac,
3350 opera1=24681357, opera2=abababababababac,
3360 opera1=24681357, opera2=abababababababac,
3370 opera1=24681357, opera2=abababababababac,
3380 opera1=24681357, opera2=abababababababac,
3390 opera1=24681357, opera2=abababababababac,
```

```
3400 opera1=24681357, opera2=abababababababac,
3410 opera1=24681357, opera2=abababababababac,
3420 opera1=24681357, opera2=abababababababac,
3430 opera1=24681357, opera2=abababababababac,
3440 opera1=24681357, opera2=abababababababac,
3450 opera1=24681357, opera2=abababababababac,
3460 opera1=24681357, opera2=abababababababac,
3470 opera1=24681357, opera2=abababababababac,
3480 opera1=24681357, opera2=abababababababac,
3490 opera1=24681357, opera2=abababababababac,
3500 opera1=24681357, opera2=abababababababac,
3510 opera1=24681357, opera2=abababababababac,
3520 opera1=24681357, opera2=abababababababac,
3530 opera1=24681357, opera2=abababababababac,
3540 opera1=24681357, opera2=abababababababac,
3550 opera1=24681357, opera2=abababababababac,
3560 opera1=24681357, opera2=abababababababac,
3570 opera1=24681357, opera2=abababababababac,
3580 opera1=24681357, opera2=abababababababac,
3590 opera1=24681357, opera2=abababababababac,
3600 opera1=24681357, opera2=abababababababac,
3610 opera1=24681357, opera2=abababababababac,
3620 opera1=24681357, opera2=abababababababac,
3630 opera1=24681357, opera2=abababababababac,
3640 opera1=24681357, opera2=abababababababac,
3650 opera1=24681357, opera2=abababababababac,
```

```
3660 opera1=24681357, opera2=abababababababac,
3670 opera1=24681357, opera2=abababababababac,
3680 opera1=24681357, opera2=abababababababac,
3690 opera1=24681357, opera2=abababababababac,
3700 opera1=24681357, opera2=abababababababac,
3710 opera1=24681357, opera2=abababababababac,
3720 opera1=24681357, opera2=abababababababac,
3730 opera1=24681357, opera2=abababababababac,
3740 opera1=24681357, opera2=abababababababac,
3750 opera1=24681357, opera2=abababababababac,
3760 opera1=24681357, opera2=abababababababac,
3770 opera1=24681357, opera2=abababababababac,
3780 opera1=24681357, opera2=abababababababac,
3790 opera1=24681357, opera2=abababababababac,
3800 opera1=24681357, opera2=abababababababac,
3810 opera1=24681357, opera2=abababababababac,
3820 opera1=24681357, opera2=abababababababac,
3830 opera1=24681357, opera2=abababababababac,
3840 opera1=24681357, opera2=abababababababac,
3850 opera1=24681357, opera2=abababababababac,
3851 opera1=24681357, opera2=abababababababac,
3860 opera1=24681357, opera2=abababababababac,
3870 opera1=24681357, opera2=abababababababac,
3880 opera1=24681357, opera2=abababababababac,
3890 opera1=24681357, opera2=abababababababac,
3891 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
3900 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3910 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3920 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3930 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3940 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3950 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3960 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3970 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3980 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                3990 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4000 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4010 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4020 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4030 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4040 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4050 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4060 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4070 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4080 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4090 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4100 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4110 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4120 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4130 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4140 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4150 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
4160 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4170 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4180 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4190 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4200 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4210 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4220 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4230 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4240 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4250 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4260 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4270 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4280 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4290 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4300 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4310 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4320 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4330 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4340 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4350 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4360 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4370 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4380 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4390 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4400 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4410 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
4420 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4430 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4440 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4450 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4460 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4470 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4480 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4490 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4500 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4510 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4520 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4530 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4540 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4550 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4560 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4570 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4580 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4590 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4600 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4610 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4620 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4630 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4640 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4650 opera1=24681357, opera2=abababababababac,
start=0, clock=1, muordi=0, reset=1, valid=1, result=f401db8302f51b74
                4660 opera1=24681357, opera2=abababababababac,
start=0, clock=0, muordi=0, reset=1, valid=1, result=f401db8302f51b74
                4665 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
4670 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4680 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4685 opera1=19283746, opera2=5647382956473829,
start=1, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4690 opera1=19283746, opera2=5647382956473829,
start=1, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4700 opera1=19283746, opera2=5647382956473829,
start=1, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4705 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4710 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                4711 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4720 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4730 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4740 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4750 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4760 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4770 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4780 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4790 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4800 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4810 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4820 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4830 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4840 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4850 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4860 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4870 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4880 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4890 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
```

```
4900 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4910 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4920 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4930 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4940 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4950 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4960 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4970 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4980 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                4990 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5000 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5010 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5020 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5030 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5040 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5050 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5060 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5070 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5080 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5090 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5100 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5110 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5120 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5130 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5140 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5150 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
```

```
5160 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5170 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5180 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5190 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5200 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5210 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5220 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5230 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5240 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5250 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5260 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5270 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5280 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5290 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5300 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5310 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5320 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5330 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5340 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5350 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5360 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5370 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5380 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5390 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=0, result=f401db8302f51b74
                5391 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                5400 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
```

```
5410 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                5420 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                5430 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=f401db8302f51b74
                5431 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=0000820102f00a34
                5431 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5440 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5450 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5460 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5470 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5480 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5490 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5500 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5510 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5520 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5530 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5540 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5550 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5560 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5570 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5580 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5590 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5600 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5610 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5620 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5630 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5640 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
```

```
5650 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5660 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5670 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5680 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5690 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5700 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5710 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5720 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5730 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5740 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5750 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5760 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5770 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5780 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5790 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5800 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5810 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5820 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5830 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5840 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5850 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5860 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5870 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5880 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5890 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5900 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
```

```
5910 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5920 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5930 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5940 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5950 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5960 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5970 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5980 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                5990 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6000 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6010 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6020 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6030 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6040 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6050 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6060 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6070 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6080 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6090 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6100 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6110 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6120 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6130 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6140 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6150 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
                6160 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
```

```
6170 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
        6180 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
        6190 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=0, valid=1, result=087a823dabf22a36
        6200 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=0, valid=1, result=087a823dabf22a36
        6205 opera1=19283746, opera2=5647382956473829,
start=0, clock=0, muordi=0, reset=1, valid=1, result=087a823dabf22a36
        6210 opera1=19283746, opera2=5647382956473829,
start=0, clock=1, muordi=0, reset=1, valid=1, result=087a823dabf22a36
        6211 opera1=19283746, opera2=5647382956473829,
6220 operal=db97efee, opera2=c96edeaec96edeaf,
6230 operal=db97efee, opera2=c96edeaec96edeaf,
6240 opera1=db97efee, opera2=c96edeaec96edeaf,
6250 opera1=db97efee, opera2=c96edeaec96edeaf,
6260 operal=db97efee, opera2=c96edeaec96edeaf,
6270 operal=db97efee, opera2=c96edeaec96edeaf,
6271 opera1=db97efee, opera2=c96edeaec96edeaf,
6280 operal=db97efee, opera2=c96edeaec96edeaf,
6290 opera1=db97efee, opera2=c96edeaec96edeaf,
6300 operal=db97efee, opera2=c96edeaec96edeaf,
6310 operal=db97efee, opera2=c96edeaec96edeaf,
6320 operal=db97efee, opera2=c96edeaec96edeaf,
6330 opera1=db97efee, opera2=c96edeaec96edeaf,
6340 operal=db97efee, opera2=c96edeaec96edeaf,
6350 operal=db97efee, opera2=c96edeaec96edeaf,
6360 operal=db97efee, opera2=c96edeaec96edeaf,
6370 operal=db97efee, opera2=c96edeaec96edeaf,
6380 operal=db97efee, opera2=c96edeaec96edeaf,
6390 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
6400 operal=db97efee, opera2=c96edeaec96edeaf,
6410 opera1=db97efee, opera2=c96edeaec96edeaf,
6420 operal=db97efee, opera2=c96edeaec96edeaf,
6430 operal=db97efee, opera2=c96edeaec96edeaf,
6440 operal=db97efee, opera2=c96edeaec96edeaf,
6450 operal=db97efee, opera2=c96edeaec96edeaf,
6460 opera1=db97efee, opera2=c96edeaec96edeaf,
6470 operal=db97efee, opera2=c96edeaec96edeaf,
6480 operal=db97efee, opera2=c96edeaec96edeaf,
6490 operal=db97efee, opera2=c96edeaec96edeaf,
6500 operal=db97efee, opera2=c96edeaec96edeaf,
6510 operal=db97efee, opera2=c96edeaec96edeaf,
6520 operal=db97efee, opera2=c96edeaec96edeaf,
6530 operal=db97efee, opera2=c96edeaec96edeaf,
6540 operal=db97efee, opera2=c96edeaec96edeaf,
6550 opera1=db97efee, opera2=c96edeaec96edeaf,
6560 operal=db97efee, opera2=c96edeaec96edeaf,
6570 operal=db97efee, opera2=c96edeaec96edeaf,
6580 operal=db97efee, opera2=c96edeaec96edeaf,
6590 opera1=db97efee, opera2=c96edeaec96edeaf,
6600 operal=db97efee, opera2=c96edeaec96edeaf,
6610 operal=db97efee, opera2=c96edeaec96edeaf,
6620 operal=db97efee, opera2=c96edeaec96edeaf,
6630 operal=db97efee, opera2=c96edeaec96edeaf,
6640 operal=db97efee, opera2=c96edeaec96edeaf,
6650 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
6660 operal=db97efee, opera2=c96edeaec96edeaf,
6670 opera1=db97efee, opera2=c96edeaec96edeaf,
6680 operal=db97efee, opera2=c96edeaec96edeaf,
6690 operal=db97efee, opera2=c96edeaec96edeaf,
6700 operal=db97efee, opera2=c96edeaec96edeaf,
6710 operal=db97efee, opera2=c96edeaec96edeaf,
6720 opera1=db97efee, opera2=c96edeaec96edeaf,
6730 operal=db97efee, opera2=c96edeaec96edeaf,
6740 operal=db97efee, opera2=c96edeaec96edeaf,
6750 opera1=db97efee, opera2=c96edeaec96edeaf,
6760 operal=db97efee, opera2=c96edeaec96edeaf,
6770 operal=db97efee, opera2=c96edeaec96edeaf,
6780 operal=db97efee, opera2=c96edeaec96edeaf,
6790 operal=db97efee, opera2=c96edeaec96edeaf,
6800 operal=db97efee, opera2=c96edeaec96edeaf,
6810 opera1=db97efee, opera2=c96edeaec96edeaf,
6820 operal=db97efee, opera2=c96edeaec96edeaf,
6830 operal=db97efee, opera2=c96edeaec96edeaf,
6840 operal=db97efee, opera2=c96edeaec96edeaf,
6850 opera1=db97efee, opera2=c96edeaec96edeaf,
6860 operal=db97efee, opera2=c96edeaec96edeaf,
6870 operal=db97efee, opera2=c96edeaec96edeaf,
6880 operal=db97efee, opera2=c96edeaec96edeaf,
6890 operal=db97efee, opera2=c96edeaec96edeaf,
6900 operal=db97efee, opera2=c96edeaec96edeaf,
6910 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
6920 operal=db97efee, opera2=c96edeaec96edeaf,
6930 opera1=db97efee, opera2=c96edeaec96edeaf,
6940 opera1=db97efee, opera2=c96edeaec96edeaf,
6950 operal=db97efee, opera2=c96edeaec96edeaf,
6951 opera1=db97efee, opera2=c96edeaec96edeaf,
6960 operal=db97efee, opera2=c96edeaec96edeaf,
6970 opera1=db97efee, opera2=c96edeaec96edeaf,
6980 operal=db97efee, opera2=c96edeaec96edeaf,
6990 operal=db97efee, opera2=c96edeaec96edeaf,
6991 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7000 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7010 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7020 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7030 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7040 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7050 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7060 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7070 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7080 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7090 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7100 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7110 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7120 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7130 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7140 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
            7150 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
```

```
7160 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7170 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7180 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7190 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7200 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7210 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7220 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7230 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7240 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7250 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7260 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7270 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7280 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7290 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7300 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7310 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7320 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7330 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7340 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7350 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7360 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7370 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7380 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7390 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7400 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7410 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
```

```
7420 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7430 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7440 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7450 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7460 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7470 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7480 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7490 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7500 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7510 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7520 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7530 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7540 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7550 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7560 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7570 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7580 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7590 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7600 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7610 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7620 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7630 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7640 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7650 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7660 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
                7670 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
```

```
7680 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7690 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7700 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7710 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7720 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7730 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7740 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7750 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=0, valid=1, result=07c29711d53167b2
          7760 operal=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=0, muordi=0, reset=1, valid=1, result=07c29711d53167b2
          7770 opera1=db97efee, opera2=c96edeaec96edeaf,
start=0, clock=1, muordi=0, reset=1, valid=1, result=07c29711d53167b2
          7771 opera1=db97efee, opera2=c96edeaec96edeaf,
7775 operal=db97efee, opera2=c96edeaec96edeaf,
7780 operal=db97efee, opera2=c96edeaec96edeaf,
7790 operal=db97efee, opera2=c96edeaec96edeaf,
7800 operal=db97efee, opera2=c96edeaec96edeaf,
7810 opera1=db97efee, opera2=c96edeaec96edeaf,
7820 operal=db97efee, opera2=c96edeaec96edeaf,
7830 operal=db97efee, opera2=c96edeaec96edeaf,
7840 operal=db97efee, opera2=c96edeaec96edeaf,
7850 opera1=db97efee, opera2=c96edeaec96edeaf,
7860 operal=db97efee, opera2=c96edeaec96edeaf,
7870 operal=db97efee, opera2=c96edeaec96edeaf,
7880 operal=db97efee, opera2=c96edeaec96edeaf,
7890 operal=db97efee, opera2=c96edeaec96edeaf,
7900 operal=db97efee, opera2=c96edeaec96edeaf,
7910 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
7920 operal=db97efee, opera2=c96edeaec96edeaf,
7930 opera1=db97efee, opera2=c96edeaec96edeaf,
7940 operal=db97efee, opera2=c96edeaec96edeaf,
7950 operal=db97efee, opera2=c96edeaec96edeaf,
7960 operal=db97efee, opera2=c96edeaec96edeaf,
7970 operal=db97efee, opera2=c96edeaec96edeaf,
7980 opera1=db97efee, opera2=c96edeaec96edeaf,
7990 operal=db97efee, opera2=c96edeaec96edeaf,
8000 operal=db97efee, opera2=c96edeaec96edeaf,
8010 operal=db97efee, opera2=c96edeaec96edeaf,
8020 operal=db97efee, opera2=c96edeaec96edeaf,
8030 operal=db97efee, opera2=c96edeaec96edeaf,
8040 operal=db97efee, opera2=c96edeaec96edeaf,
8050 operal=db97efee, opera2=c96edeaec96edeaf,
8060 operal=db97efee, opera2=c96edeaec96edeaf,
8070 opera1=db97efee, opera2=c96edeaec96edeaf,
8080 operal=db97efee, opera2=c96edeaec96edeaf,
8090 operal=db97efee, opera2=c96edeaec96edeaf,
8100 operal=db97efee, opera2=c96edeaec96edeaf,
8110 opera1=db97efee, opera2=c96edeaec96edeaf,
8120 operal=db97efee, opera2=c96edeaec96edeaf,
8130 operal=db97efee, opera2=c96edeaec96edeaf,
8140 operal=db97efee, opera2=c96edeaec96edeaf,
8150 operal=db97efee, opera2=c96edeaec96edeaf,
8160 operal=db97efee, opera2=c96edeaec96edeaf,
8170 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
8180 operal=db97efee, opera2=c96edeaec96edeaf,
8190 operal=db97efee, opera2=c96edeaec96edeaf,
8200 operal=db97efee, opera2=c96edeaec96edeaf,
8210 operal=db97efee, opera2=c96edeaec96edeaf,
8220 operal=db97efee, opera2=c96edeaec96edeaf,
8230 operal=db97efee, opera2=c96edeaec96edeaf,
8240 opera1=db97efee, opera2=c96edeaec96edeaf,
8250 operal=db97efee, opera2=c96edeaec96edeaf,
8260 operal=db97efee, opera2=c96edeaec96edeaf,
8270 opera1=db97efee, opera2=c96edeaec96edeaf,
8280 operal=db97efee, opera2=c96edeaec96edeaf,
8290 operal=db97efee, opera2=c96edeaec96edeaf,
8300 operal=db97efee, opera2=c96edeaec96edeaf,
8310 operal=db97efee, opera2=c96edeaec96edeaf,
8320 operal=db97efee, opera2=c96edeaec96edeaf,
8330 opera1=db97efee, opera2=c96edeaec96edeaf,
8340 operal=db97efee, opera2=c96edeaec96edeaf,
8350 operal=db97efee, opera2=c96edeaec96edeaf,
8360 operal=db97efee, opera2=c96edeaec96edeaf,
8370 opera1=db97efee, opera2=c96edeaec96edeaf,
8380 operal=db97efee, opera2=c96edeaec96edeaf,
8390 operal=db97efee, opera2=c96edeaec96edeaf,
8400 operal=db97efee, opera2=c96edeaec96edeaf,
8410 operal=db97efee, opera2=c96edeaec96edeaf,
8420 operal=db97efee, opera2=c96edeaec96edeaf,
8430 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
8440 operal=db97efee, opera2=c96edeaec96edeaf,
8450 opera1=db97efee, opera2=c96edeaec96edeaf,
8460 operal=db97efee, opera2=c96edeaec96edeaf,
8470 operal=db97efee, opera2=c96edeaec96edeaf,
8480 operal=db97efee, opera2=c96edeaec96edeaf,
8490 operal=db97efee, opera2=c96edeaec96edeaf,
8500 opera1=db97efee, opera2=c96edeaec96edeaf,
8510 operal=db97efee, opera2=c96edeaec96edeaf,
8520 operal=db97efee, opera2=c96edeaec96edeaf,
8530 operal=db97efee, opera2=c96edeaec96edeaf,
8540 operal=db97efee, opera2=c96edeaec96edeaf,
8550 operal=db97efee, opera2=c96edeaec96edeaf,
8560 operal=db97efee, opera2=c96edeaec96edeaf,
8570 operal=db97efee, opera2=c96edeaec96edeaf,
8580 operal=db97efee, opera2=c96edeaec96edeaf,
8590 opera1=db97efee, opera2=c96edeaec96edeaf,
8600 operal=db97efee, opera2=c96edeaec96edeaf,
8610 operal=db97efee, opera2=c96edeaec96edeaf,
8620 operal=db97efee, opera2=c96edeaec96edeaf,
8630 opera1=db97efee, opera2=c96edeaec96edeaf,
8640 operal=db97efee, opera2=c96edeaec96edeaf,
8650 operal=db97efee, opera2=c96edeaec96edeaf,
8660 operal=db97efee, opera2=c96edeaec96edeaf,
8670 operal=db97efee, opera2=c96edeaec96edeaf,
8680 operal=db97efee, opera2=c96edeaec96edeaf,
8690 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
8700 operal=db97efee, opera2=c96edeaec96edeaf,
8710 opera1=db97efee, opera2=c96edeaec96edeaf,
8720 operal=db97efee, opera2=c96edeaec96edeaf,
8730 operal=db97efee, opera2=c96edeaec96edeaf,
8740 operal=db97efee, opera2=c96edeaec96edeaf,
8750 operal=db97efee, opera2=c96edeaec96edeaf,
8760 opera1=db97efee, opera2=c96edeaec96edeaf,
8770 operal=db97efee, opera2=c96edeaec96edeaf,
8780 operal=db97efee, opera2=c96edeaec96edeaf,
8790 operal=db97efee, opera2=c96edeaec96edeaf,
8800 operal=db97efee, opera2=c96edeaec96edeaf,
8810 operal=db97efee, opera2=c96edeaec96edeaf,
8820 operal=db97efee, opera2=c96edeaec96edeaf,
8830 operal=db97efee, opera2=c96edeaec96edeaf,
8840 operal=db97efee, opera2=c96edeaec96edeaf,
8850 opera1=db97efee, opera2=c96edeaec96edeaf,
8860 operal=db97efee, opera2=c96edeaec96edeaf,
8870 operal=db97efee, opera2=c96edeaec96edeaf,
8880 operal=db97efee, opera2=c96edeaec96edeaf,
8890 opera1=db97efee, opera2=c96edeaec96edeaf,
8900 operal=db97efee, opera2=c96edeaec96edeaf,
8910 operal=db97efee, opera2=c96edeaec96edeaf,
8920 operal=db97efee, opera2=c96edeaec96edeaf,
8930 operal=db97efee, opera2=c96edeaec96edeaf,
8940 operal=db97efee, opera2=c96edeaec96edeaf,
8950 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
8960 operal=db97efee, opera2=c96edeaec96edeaf,
8970 opera1=db97efee, opera2=c96edeaec96edeaf,
8980 operal=db97efee, opera2=c96edeaec96edeaf,
8990 operal=db97efee, opera2=c96edeaec96edeaf,
9000 operal=db97efee, opera2=c96edeaec96edeaf,
9010 operal=db97efee, opera2=c96edeaec96edeaf,
9020 opera1=db97efee, opera2=c96edeaec96edeaf,
9030 operal=db97efee, opera2=c96edeaec96edeaf,
9040 operal=db97efee, opera2=c96edeaec96edeaf,
9050 operal=db97efee, opera2=c96edeaec96edeaf,
9060 operal=db97efee, opera2=c96edeaec96edeaf,
9070 operal=db97efee, opera2=c96edeaec96edeaf,
9080 operal=db97efee, opera2=c96edeaec96edeaf,
9090 operal=db97efee, opera2=c96edeaec96edeaf,
9100 operal=db97efee, opera2=c96edeaec96edeaf,
9110 opera1=db97efee, opera2=c96edeaec96edeaf,
9120 operal=db97efee, opera2=c96edeaec96edeaf,
9130 operal=db97efee, opera2=c96edeaec96edeaf,
9140 operal=db97efee, opera2=c96edeaec96edeaf,
9150 opera1=db97efee, opera2=c96edeaec96edeaf,
9160 operal=db97efee, opera2=c96edeaec96edeaf,
9170 opera1=db97efee, opera2=c96edeaec96edeaf,
9180 operal=db97efee, opera2=c96edeaec96edeaf,
9190 operal=db97efee, opera2=c96edeaec96edeaf,
9200 operal=db97efee, opera2=c96edeaec96edeaf,
9210 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
9220 operal=db97efee, opera2=c96edeaec96edeaf,
9230 opera1=db97efee, opera2=c96edeaec96edeaf,
9240 operal=db97efee, opera2=c96edeaec96edeaf,
9250 operal=db97efee, opera2=c96edeaec96edeaf,
9260 operal=db97efee, opera2=c96edeaec96edeaf,
9270 operal=db97efee, opera2=c96edeaec96edeaf,
9280 opera1=db97efee, opera2=c96edeaec96edeaf,
9290 operal=db97efee, opera2=c96edeaec96edeaf,
9300 operal=db97efee, opera2=c96edeaec96edeaf,
9310 operal=db97efee, opera2=c96edeaec96edeaf,
9320 operal=db97efee, opera2=c96edeaec96edeaf,
9330 operal=db97efee, opera2=c96edeaec96edeaf,
9340 operal=db97efee, opera2=c96edeaec96edeaf,
9350 operal=db97efee, opera2=c96edeaec96edeaf,
9360 operal=db97efee, opera2=c96edeaec96edeaf,
9370 opera1=db97efee, opera2=c96edeaec96edeaf,
9380 operal=db97efee, opera2=c96edeaec96edeaf,
9390 operal=db97efee, opera2=c96edeaec96edeaf,
9400 operal=db97efee, opera2=c96edeaec96edeaf,
9410 operal=db97efee, opera2=c96edeaec96edeaf,
9420 operal=db97efee, opera2=c96edeaec96edeaf,
9430 operal=db97efee, opera2=c96edeaec96edeaf,
9440 operal=db97efee, opera2=c96edeaec96edeaf,
9450 operal=db97efee, opera2=c96edeaec96edeaf,
9460 operal=db97efee, opera2=c96edeaec96edeaf,
9470 operal=db97efee, opera2=c96edeaec96edeaf,
```

```
9480 operal=db97efee, opera2=c96edeaec96edeaf,
9490 operal=db97efee, opera2=c96edeaec96edeaf,
9500 operal=db97efee, opera2=c96edeaec96edeaf,
9510 operal=db97efee, opera2=c96edeaec96edeaf,
9520 operal=db97efee, opera2=c96edeaec96edeaf,
9530 operal=db97efee, opera2=c96edeaec96edeaf,
9540 opera1=db97efee, opera2=c96edeaec96edeaf,
9550 operal=db97efee, opera2=c96edeaec96edeaf,
9560 operal=db97efee, opera2=c96edeaec96edeaf,
9570 operal=db97efee, opera2=c96edeaec96edeaf,
9580 operal=db97efee, opera2=c96edeaec96edeaf,
9590 operal=db97efee, opera2=c96edeaec96edeaf,
9600 operal=db97efee, opera2=c96edeaec96edeaf,
9610 operal=db97efee, opera2=c96edeaec96edeaf,
9620 operal=db97efee, opera2=c96edeaec96edeaf,
9630 operal=db97efee, opera2=c96edeaec96edeaf,
9640 operal=db97efee, opera2=c96edeaec96edeaf,
9650 operal=db97efee, opera2=c96edeaec96edeaf,
9660 operal=db97efee, opera2=c96edeaec96edeaf,
9670 opera1=db97efee, opera2=c96edeaec96edeaf,
9680 operal=db97efee, opera2=c96edeaec96edeaf,
9690 operal=db97efee, opera2=c96edeaec96edeaf,
9700 operal=db97efee, opera2=c96edeaec96edeaf,
9710 operal=db97efee, opera2=c96edeaec96edeaf,
9720 operal=db97efee, opera2=c96edeaec96edeaf,
9730 operal=db97efee, opera2=c96edeaec96edeaf,
```

For Divider

ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc. file: testdiv.v module worklib.test_div:v errors: 0, warnings: 0 file: div_netlist.v module worklib.Add_half_0:v errors: 0, warnings: 0 module worklib.Add_half_511:v errors: 0, warnings: 0 module worklib.Add_full_0:v errors: 0, warnings: 0 module worklib.Add half 510:v errors: 0, warnings: 0 module worklib.Add half 509:v errors: 0, warnings: 0 module worklib.Add_full_255:v errors: 0, warnings: 0 module worklib.Add_half_508:v errors: 0, warnings: 0 module worklib.Add half 507:v errors: 0, warnings: 0 module worklib.Add_full_254:v errors: 0, warnings: 0 module worklib.Add half 506:v errors: 0, warnings: 0 module worklib.Add_half_505:v errors: 0, warnings: 0 module worklib.Add_full_253:v errors: 0, warnings: 0 module worklib.Add_rca_4_0:v errors: 0, warnings: 0 module worklib.Add half 504:v errors: 0, warnings: 0 module worklib.Add_half_503:v errors: 0, warnings: 0 module worklib.Add_full_252:v

errors: 0, warnings: 0 module worklib.Add_half_502:v errors: 0, warnings: 0 module worklib.Add_half_501:v errors: 0, warnings: 0 module worklib.Add_full_251:v errors: 0, warnings: 0 module worklib.Add_half_500:v errors: 0, warnings: 0 module worklib.Add_half_499:v errors: 0, warnings: 0 module worklib.Add_full_250:v errors: 0, warnings: 0 module worklib.Add_half_498:v errors: 0, warnings: 0 module worklib.Add half 497:v errors: 0, warnings: 0 module worklib.Add full 249:v errors: 0, warnings: 0 module worklib.Add_rca_4_63:v errors: 0, warnings: 0 module worklib.Add_half_496:v errors: 0, warnings: 0 module worklib.Add half 495:v errors: 0, warnings: 0 module worklib.Add_full_248:v errors: 0, warnings: 0 module worklib.Add_half_494:v errors: 0, warnings: 0 module worklib.Add_half_493:v errors: 0, warnings: 0 module worklib.Add_full_247:v errors: 0, warnings: 0 module worklib.Add_half_492:v errors: 0, warnings: 0 module worklib.Add half 491:v errors: 0, warnings: 0 module worklib.Add_full_246:v errors: 0, warnings: 0 module worklib.Add_half_490:v errors: 0, warnings: 0 module worklib.Add_half_489:v errors: 0, warnings: 0 module worklib.Add_full_245:v errors: 0, warnings: 0 module worklib.Add_rca_4_62:v errors: 0, warnings: 0 module worklib.Add_half_488:v errors: 0, warnings: 0 module worklib.Add half 487:v errors: 0, warnings: 0 module worklib.Add_full_244:v

errors: 0, warnings: 0 module worklib.Add_half_486:v errors: 0, warnings: 0 module worklib.Add_half_485:v errors: 0, warnings: 0 module worklib.Add_full_243:v errors: 0, warnings: 0 module worklib.Add_half_484:v errors: 0, warnings: 0 module worklib.Add_half_483:v errors: 0, warnings: 0 module worklib.Add_full_242:v errors: 0, warnings: 0 module worklib.Add_half_482:v errors: 0, warnings: 0 module worklib.Add half 481:v errors: 0, warnings: 0 module worklib.Add full 241:v errors: 0, warnings: 0 module worklib.Add_rca_4_61:v errors: 0, warnings: 0 module worklib.Add_half_480:v errors: 0, warnings: 0 module worklib.Add half 479:v errors: 0, warnings: 0 module worklib.Add_full_240:v errors: 0, warnings: 0 module worklib.Add_half_478:v errors: 0, warnings: 0 module worklib.Add_half_477:v errors: 0, warnings: 0 module worklib.Add_full_239:v errors: 0, warnings: 0 module worklib.Add_half_476:v errors: 0, warnings: 0 module worklib.Add half 475:v errors: 0, warnings: 0 module worklib.Add_full_238:v errors: 0, warnings: 0 module worklib.Add_half_474:v errors: 0, warnings: 0 module worklib.Add_half_473:v errors: 0, warnings: 0 module worklib.Add_full_237:v errors: 0, warnings: 0 module worklib.Add_rca_4_60:v errors: 0, warnings: 0 module worklib.Add_half_472:v errors: 0, warnings: 0 module worklib.Add half 471:v errors: 0, warnings: 0 module worklib.Add_full_236:v

errors: 0, warnings: 0 module worklib.Add_half_470:v errors: 0, warnings: 0 module worklib.Add_half_469:v errors: 0, warnings: 0 module worklib.Add_full_235:v errors: 0, warnings: 0 module worklib.Add_half_468:v errors: 0, warnings: 0 module worklib.Add_half_467:v errors: 0, warnings: 0 module worklib.Add_full_234:v errors: 0, warnings: 0 module worklib.Add_half_466:v errors: 0, warnings: 0 module worklib.Add half 465:v errors: 0, warnings: 0 module worklib.Add full 233:v errors: 0, warnings: 0 module worklib.Add_rca_4_59:v errors: 0, warnings: 0 module worklib.Add_half_464:v errors: 0, warnings: 0 module worklib.Add half 463:v errors: 0, warnings: 0 module worklib.Add_full_232:v errors: 0, warnings: 0 module worklib.Add_half_462:v errors: 0, warnings: 0 module worklib.Add_half_461:v errors: 0, warnings: 0 module worklib.Add_full_231:v errors: 0, warnings: 0 module worklib.Add_half_460:v errors: 0, warnings: 0 module worklib.Add half 459:v errors: 0, warnings: 0 module worklib.Add_full_230:v errors: 0, warnings: 0 module worklib.Add_half_458:v errors: 0, warnings: 0 module worklib.Add_half_457:v errors: 0, warnings: 0 module worklib.Add_full_229:v errors: 0, warnings: 0 module worklib.Add_rca_4_58:v errors: 0, warnings: 0 module worklib.Add_half_456:v errors: 0, warnings: 0 module worklib.Add half 455:v errors: 0, warnings: 0 module worklib.Add_full_228:v

errors: 0, warnings: 0 module worklib.Add_half_454:v errors: 0, warnings: 0 module worklib.Add_half_453:v errors: 0, warnings: 0 module worklib.Add_full_227:v errors: 0, warnings: 0 module worklib.Add_half_452:v errors: 0, warnings: 0 module worklib.Add_half_451:v errors: 0, warnings: 0 module worklib.Add_full_226:v errors: 0, warnings: 0 module worklib.Add_half_450:v errors: 0, warnings: 0 module worklib.Add half 449:v errors: 0, warnings: 0 module worklib.Add full 225:v errors: 0, warnings: 0 module worklib.Add_rca_4_57:v errors: 0, warnings: 0 module worklib.Add_rca_0:v errors: 0, warnings: 0 module worklib.Add half 448:v errors: 0, warnings: 0 module worklib.Add_half_447:v errors: 0, warnings: 0 module worklib.Add_full_224:v errors: 0, warnings: 0 module worklib.Add_half_446:v errors: 0, warnings: 0 module worklib.Add_half_445:v errors: 0, warnings: 0 module worklib.Add_full_223:v errors: 0, warnings: 0 module worklib.Add half 444:v errors: 0, warnings: 0 module worklib.Add_half_443:v errors: 0, warnings: 0 module worklib.Add_full_222:v errors: 0, warnings: 0 module worklib.Add_half_442:v errors: 0, warnings: 0 module worklib.Add_half_441:v errors: 0, warnings: 0 module worklib.Add_full_221:v errors: 0, warnings: 0 module worklib.Add_rca_4_56:v errors: 0, warnings: 0 module worklib.Add half 440:v errors: 0, warnings: 0 module worklib.Add_half_439:v

errors: 0, warnings: 0 module worklib.Add_full_220:v errors: 0, warnings: 0 module worklib.Add_half_438:v errors: 0, warnings: 0 module worklib.Add_half_437:v errors: 0, warnings: 0 module worklib.Add_full_219:v errors: 0, warnings: 0 module worklib.Add_half_436:v errors: 0, warnings: 0 module worklib.Add_half_435:v errors: 0, warnings: 0 module worklib.Add_full_218:v errors: 0, warnings: 0 module worklib.Add half 434:v errors: 0, warnings: 0 module worklib.Add half 433:v errors: 0, warnings: 0 module worklib.Add_full_217:v errors: 0, warnings: 0 module worklib.Add_rca_4_55:v errors: 0, warnings: 0 module worklib.Add half 432:v errors: 0, warnings: 0 module worklib.Add_half_431:v errors: 0, warnings: 0 module worklib.Add_full_216:v errors: 0, warnings: 0 module worklib.Add_half_430:v errors: 0, warnings: 0 module worklib.Add_half_429:v errors: 0, warnings: 0 module worklib.Add_full_215:v errors: 0, warnings: 0 module worklib.Add half 428:v errors: 0, warnings: 0 module worklib.Add_half_427:v errors: 0, warnings: 0 module worklib.Add_full_214:v errors: 0, warnings: 0 module worklib.Add_half_426:v errors: 0, warnings: 0 module worklib.Add_half_425:v errors: 0, warnings: 0 module worklib.Add_full_213:v errors: 0, warnings: 0 module worklib.Add_rca_4_54:v errors: 0, warnings: 0 module worklib.Add half 424:v errors: 0, warnings: 0 module worklib.Add_half_423:v

errors: 0, warnings: 0 module worklib.Add_full_212:v errors: 0, warnings: 0 module worklib.Add_half_422:v errors: 0, warnings: 0 module worklib.Add_half_421:v errors: 0, warnings: 0 module worklib.Add_full_211:v errors: 0, warnings: 0 module worklib.Add_half_420:v errors: 0, warnings: 0 module worklib.Add_half_419:v errors: 0, warnings: 0 module worklib.Add_full_210:v errors: 0, warnings: 0 module worklib.Add half 418:v errors: 0, warnings: 0 module worklib.Add half 417:v errors: 0, warnings: 0 module worklib.Add_full_209:v errors: 0, warnings: 0 module worklib.Add_rca_4_53:v errors: 0, warnings: 0 module worklib.Add half 416:v errors: 0, warnings: 0 module worklib.Add_half_415:v errors: 0, warnings: 0 module worklib.Add_full_208:v errors: 0, warnings: 0 module worklib.Add_half_414:v errors: 0, warnings: 0 module worklib.Add_half_413:v errors: 0, warnings: 0 module worklib.Add_full_207:v errors: 0, warnings: 0 module worklib.Add half 412:v errors: 0, warnings: 0 module worklib.Add_half_411:v errors: 0, warnings: 0 module worklib.Add_full_206:v errors: 0, warnings: 0 module worklib.Add_half_410:v errors: 0, warnings: 0 module worklib.Add_half_409:v errors: 0, warnings: 0 module worklib.Add_full_205:v errors: 0, warnings: 0 module worklib.Add_rca_4_52:v errors: 0, warnings: 0 module worklib.Add half 408:v errors: 0, warnings: 0 module worklib.Add_half_407:v

errors: 0, warnings: 0 module worklib.Add_full_204:v errors: 0, warnings: 0 module worklib.Add_half_406:v errors: 0, warnings: 0 module worklib.Add_half_405:v errors: 0, warnings: 0 module worklib.Add_full_203:v errors: 0, warnings: 0 module worklib.Add_half_404:v errors: 0, warnings: 0 module worklib.Add_half_403:v errors: 0, warnings: 0 module worklib.Add_full_202:v errors: 0, warnings: 0 module worklib.Add half 402:v errors: 0, warnings: 0 module worklib.Add half 401:v errors: 0, warnings: 0 module worklib.Add_full_201:v errors: 0, warnings: 0 module worklib.Add_rca_4_51:v errors: 0, warnings: 0 module worklib.Add half 400:v errors: 0, warnings: 0 module worklib.Add_half_399:v errors: 0, warnings: 0 module worklib.Add_full_200:v errors: 0, warnings: 0 module worklib.Add_half_398:v errors: 0, warnings: 0 module worklib.Add_half_397:v errors: 0, warnings: 0 module worklib.Add_full_199:v errors: 0, warnings: 0 module worklib.Add half 396:v errors: 0, warnings: 0 module worklib.Add_half_395:v errors: 0, warnings: 0 module worklib.Add_full_198:v errors: 0, warnings: 0 module worklib.Add_half_394:v errors: 0, warnings: 0 module worklib.Add_half_393:v errors: 0, warnings: 0 module worklib.Add_full_197:v errors: 0, warnings: 0 module worklib.Add_rca_4_50:v errors: 0, warnings: 0 module worklib.Add half 392:v errors: 0, warnings: 0 module worklib.Add_half_391:v

errors: 0, warnings: 0 module worklib.Add_full_196:v errors: 0, warnings: 0 module worklib.Add_half_390:v errors: 0, warnings: 0 module worklib.Add_half_389:v errors: 0, warnings: 0 module worklib.Add_full_195:v errors: 0, warnings: 0 module worklib.Add_half_388:v errors: 0, warnings: 0 module worklib.Add_half_387:v errors: 0, warnings: 0 module worklib.Add_full_194:v errors: 0, warnings: 0 module worklib.Add half 386:v errors: 0, warnings: 0 module worklib.Add half 385:v errors: 0, warnings: 0 module worklib.Add_full_193:v errors: 0, warnings: 0 module worklib.Add_rca_4_49:v errors: 0, warnings: 0 module worklib.Add rca 7:v errors: 0, warnings: 0 module worklib.Add_half_256:v errors: 0, warnings: 0 module worklib.Add_half_255:v errors: 0, warnings: 0 module worklib.Add_full_128:v errors: 0, warnings: 0 module worklib.Add_half_254:v errors: 0, warnings: 0 module worklib.Add_half_253:v errors: 0, warnings: 0 module worklib.Add full 127:v errors: 0, warnings: 0 module worklib.Add_half_252:v errors: 0, warnings: 0 module worklib.Add_half_251:v errors: 0, warnings: 0 module worklib.Add_full_126:v errors: 0, warnings: 0 module worklib.Add_half_250:v errors: 0, warnings: 0 module worklib.Add_half_249:v errors: 0, warnings: 0 module worklib.Add_full_125:v errors: 0, warnings: 0 module worklib.Add rca 4 32:v errors: 0, warnings: 0 module worklib.Add_half_248:v

errors: 0, warnings: 0 module worklib.Add_half_247:v errors: 0, warnings: 0 module worklib.Add_full_124:v errors: 0, warnings: 0 module worklib.Add_half_246:v errors: 0, warnings: 0 module worklib.Add_half_245:v errors: 0, warnings: 0 module worklib.Add_full_123:v errors: 0, warnings: 0 module worklib.Add_half_244:v errors: 0, warnings: 0 module worklib.Add_half_243:v errors: 0, warnings: 0 module worklib.Add full 122:v errors: 0, warnings: 0 module worklib.Add half 242:v errors: 0, warnings: 0 module worklib.Add_half_241:v errors: 0, warnings: 0 module worklib.Add_full_121:v errors: 0, warnings: 0 module worklib.Add rca 4 31:v errors: 0, warnings: 0 module worklib.Add_half_240:v errors: 0, warnings: 0 module worklib.Add_half_239:v errors: 0, warnings: 0 module worklib.Add_full_120:v errors: 0, warnings: 0 module worklib.Add_half_238:v errors: 0, warnings: 0 module worklib.Add_half_237:v errors: 0, warnings: 0 module worklib.Add full 119:v errors: 0, warnings: 0 module worklib.Add_half_236:v errors: 0, warnings: 0 module worklib.Add_half_235:v errors: 0, warnings: 0 module worklib.Add_full_118:v errors: 0, warnings: 0 module worklib.Add_half_234:v errors: 0, warnings: 0 module worklib.Add_half_233:v errors: 0, warnings: 0 module worklib.Add_full_117:v errors: 0, warnings: 0 module worklib.Add rca 4 30:v errors: 0, warnings: 0 module worklib.Add_half_232:v

errors: 0, warnings: 0 module worklib.Add_half_231:v errors: 0, warnings: 0 module worklib.Add_full_116:v errors: 0, warnings: 0 module worklib.Add_half_230:v errors: 0, warnings: 0 module worklib.Add_half_229:v errors: 0, warnings: 0 module worklib.Add_full_115:v errors: 0, warnings: 0 module worklib.Add_half_228:v errors: 0, warnings: 0 module worklib.Add_half_227:v errors: 0, warnings: 0 module worklib.Add full 114:v errors: 0, warnings: 0 module worklib.Add half 226:v errors: 0, warnings: 0 module worklib.Add_half_225:v errors: 0, warnings: 0 module worklib.Add_full_113:v errors: 0, warnings: 0 module worklib.Add rca 4 29:v errors: 0, warnings: 0 module worklib.Add_half_224:v errors: 0, warnings: 0 module worklib.Add_half_223:v errors: 0, warnings: 0 module worklib.Add_full_112:v errors: 0, warnings: 0 module worklib.Add_half_222:v errors: 0, warnings: 0 module worklib.Add_half_221:v errors: 0, warnings: 0 module worklib.Add full 111:v errors: 0, warnings: 0 module worklib.Add_half_220:v errors: 0, warnings: 0 module worklib.Add_half_219:v errors: 0, warnings: 0 module worklib.Add_full_110:v errors: 0, warnings: 0 module worklib.Add_half_218:v errors: 0, warnings: 0 module worklib.Add_half_217:v errors: 0, warnings: 0 module worklib.Add_full_109:v errors: 0, warnings: 0 module worklib.Add rca 4 28:v errors: 0, warnings: 0 module worklib.Add_half_216:v

errors: 0, warnings: 0 module worklib.Add_half_215:v errors: 0, warnings: 0 module worklib.Add_full_108:v errors: 0, warnings: 0 module worklib.Add_half_214:v errors: 0, warnings: 0 module worklib.Add_half_213:v errors: 0, warnings: 0 module worklib.Add_full_107:v errors: 0, warnings: 0 module worklib.Add_half_212:v errors: 0, warnings: 0 module worklib.Add_half_211:v errors: 0, warnings: 0 module worklib.Add full 106:v errors: 0, warnings: 0 module worklib.Add half 210:v errors: 0, warnings: 0 module worklib.Add_half_209:v errors: 0, warnings: 0 module worklib.Add_full_105:v errors: 0, warnings: 0 module worklib.Add rca 4 27:v errors: 0, warnings: 0 module worklib.Add_half_208:v errors: 0, warnings: 0 module worklib.Add_half_207:v errors: 0, warnings: 0 module worklib.Add_full_104:v errors: 0, warnings: 0 module worklib.Add_half_206:v errors: 0, warnings: 0 module worklib.Add_half_205:v errors: 0, warnings: 0 module worklib.Add full 103:v errors: 0, warnings: 0 module worklib.Add_half_204:v errors: 0, warnings: 0 module worklib.Add_half_203:v errors: 0, warnings: 0 module worklib.Add_full_102:v errors: 0, warnings: 0 module worklib.Add_half_202:v errors: 0, warnings: 0 module worklib.Add_half_201:v errors: 0, warnings: 0 module worklib.Add_full_101:v errors: 0, warnings: 0 module worklib.Add rca 4 26:v errors: 0, warnings: 0 module worklib.Add_half_200:v

errors: 0, warnings: 0 module worklib.Add_half_199:v errors: 0, warnings: 0 module worklib.Add_full_100:v errors: 0, warnings: 0 module worklib.Add_half_198:v errors: 0, warnings: 0 module worklib.Add_half_197:v errors: 0, warnings: 0 module worklib.Add_full_99:v errors: 0, warnings: 0 module worklib.Add_half_196:v errors: 0, warnings: 0 module worklib.Add_half_195:v errors: 0, warnings: 0 module worklib.Add full 98:v errors: 0, warnings: 0 module worklib.Add half 194:v errors: 0, warnings: 0 module worklib.Add_half_193:v errors: 0, warnings: 0 module worklib.Add_full_97:v errors: 0, warnings: 0 module worklib.Add_rca_4_25:v errors: 0, warnings: 0 module worklib.Add_rca_4:v errors: 0, warnings: 0 module worklib.Add_half_192:v errors: 0, warnings: 0 module worklib.Add_half_191:v errors: 0, warnings: 0 module worklib.Add_full_96:v errors: 0, warnings: 0 module worklib.Add_half_190:v errors: 0, warnings: 0 module worklib.Add half 189:v errors: 0, warnings: 0 module worklib.Add_full_95:v errors: 0, warnings: 0 module worklib.Add_half_188:v errors: 0, warnings: 0 module worklib.Add_half_187:v errors: 0, warnings: 0 module worklib.Add_full_94:v errors: 0, warnings: 0 module worklib.Add_half_186:v errors: 0, warnings: 0 module worklib.Add_half_185:v errors: 0, warnings: 0 module worklib.Add full 93:v errors: 0, warnings: 0 module worklib.Add_rca_4_24:v

errors: 0, warnings: 0 module worklib.Add_half_184:v errors: 0, warnings: 0 module worklib.Add_half_183:v errors: 0, warnings: 0 module worklib.Add_full_92:v errors: 0, warnings: 0 module worklib.Add_half_182:v errors: 0, warnings: 0 module worklib.Add_half_181:v errors: 0, warnings: 0 module worklib.Add_full_91:v errors: 0, warnings: 0 module worklib.Add_half_180:v errors: 0, warnings: 0 module worklib.Add half 179:v errors: 0, warnings: 0 module worklib.Add full 90:v errors: 0, warnings: 0 module worklib.Add_half_178:v errors: 0, warnings: 0 module worklib.Add_half_177:v errors: 0, warnings: 0 module worklib.Add full 89:v errors: 0, warnings: 0 module worklib.Add_rca_4_23:v errors: 0, warnings: 0 module worklib.Add_half_176:v errors: 0, warnings: 0 module worklib.Add_half_175:v errors: 0, warnings: 0 module worklib.Add_full_88:v errors: 0, warnings: 0 module worklib.Add_half_174:v errors: 0, warnings: 0 module worklib.Add half 173:v errors: 0, warnings: 0 module worklib.Add_full_87:v errors: 0, warnings: 0 module worklib.Add_half_172:v errors: 0, warnings: 0 module worklib.Add_half_171:v errors: 0, warnings: 0 module worklib.Add_full_86:v errors: 0, warnings: 0 module worklib.Add_half_170:v errors: 0, warnings: 0 module worklib.Add_half_169:v errors: 0, warnings: 0 module worklib.Add full 85:v errors: 0, warnings: 0 module worklib.Add_rca_4_22:v

errors: 0, warnings: 0 module worklib.Add_half_168:v errors: 0, warnings: 0 module worklib.Add_half_167:v errors: 0, warnings: 0 module worklib.Add_full_84:v errors: 0, warnings: 0 module worklib.Add_half_166:v errors: 0, warnings: 0 module worklib.Add_half_165:v errors: 0, warnings: 0 module worklib.Add_full_83:v errors: 0, warnings: 0 module worklib.Add_half_164:v errors: 0, warnings: 0 module worklib.Add half 163:v errors: 0, warnings: 0 module worklib.Add full 82:v errors: 0, warnings: 0 module worklib.Add_half_162:v errors: 0, warnings: 0 module worklib.Add_half_161:v errors: 0, warnings: 0 module worklib.Add full 81:v errors: 0, warnings: 0 module worklib.Add_rca_4_21:v errors: 0, warnings: 0 module worklib.Add_half_160:v errors: 0, warnings: 0 module worklib.Add_half_159:v errors: 0, warnings: 0 module worklib.Add_full_80:v errors: 0, warnings: 0 module worklib.Add_half_158:v errors: 0, warnings: 0 module worklib.Add half 157:v errors: 0, warnings: 0 module worklib.Add_full_79:v errors: 0, warnings: 0 module worklib.Add_half_156:v errors: 0, warnings: 0 module worklib.Add_half_155:v errors: 0, warnings: 0 module worklib.Add_full_78:v errors: 0, warnings: 0 module worklib.Add_half_154:v errors: 0, warnings: 0 module worklib.Add_half_153:v errors: 0, warnings: 0 module worklib.Add full 77:v errors: 0, warnings: 0 module worklib.Add_rca_4_20:v

errors: 0, warnings: 0 module worklib.Add_half_152:v errors: 0, warnings: 0 module worklib.Add_half_151:v errors: 0, warnings: 0 module worklib.Add_full_76:v errors: 0, warnings: 0 module worklib.Add_half_150:v errors: 0, warnings: 0 module worklib.Add_half_149:v errors: 0, warnings: 0 module worklib.Add_full_75:v errors: 0, warnings: 0 module worklib.Add_half_148:v errors: 0, warnings: 0 module worklib.Add half 147:v errors: 0, warnings: 0 module worklib.Add full 74:v errors: 0, warnings: 0 module worklib.Add_half_146:v errors: 0, warnings: 0 module worklib.Add_half_145:v errors: 0, warnings: 0 module worklib.Add full 73:v errors: 0, warnings: 0 module worklib.Add_rca_4_19:v errors: 0, warnings: 0 module worklib.Add_half_144:v errors: 0, warnings: 0 module worklib.Add_half_143:v errors: 0, warnings: 0 module worklib.Add_full_72:v errors: 0, warnings: 0 module worklib.Add_half_142:v errors: 0, warnings: 0 module worklib.Add half 141:v errors: 0, warnings: 0 module worklib.Add_full_71:v errors: 0, warnings: 0 module worklib.Add_half_140:v errors: 0, warnings: 0 module worklib.Add_half_139:v errors: 0, warnings: 0 module worklib.Add_full_70:v errors: 0, warnings: 0 module worklib.Add_half_138:v errors: 0, warnings: 0 module worklib.Add_half_137:v errors: 0, warnings: 0 module worklib.Add full 69:v errors: 0, warnings: 0 module worklib.Add_rca_4_18:v

errors: 0, warnings: 0 module worklib.Add_half_136:v errors: 0, warnings: 0 module worklib.Add_half_135:v errors: 0, warnings: 0 module worklib.Add_full_68:v errors: 0, warnings: 0 module worklib.Add_half_134:v errors: 0, warnings: 0 module worklib.Add_half_133:v errors: 0, warnings: 0 module worklib.Add_full_67:v errors: 0, warnings: 0 module worklib.Add_half_132:v errors: 0, warnings: 0 module worklib.Add half 131:v errors: 0, warnings: 0 module worklib.Add full 66:v errors: 0, warnings: 0 module worklib.Add_half_130:v errors: 0, warnings: 0 module worklib.Add_half_129:v errors: 0, warnings: 0 module worklib.Add full 65:v errors: 0, warnings: 0 module worklib.Add_rca_4_17:v errors: 0, warnings: 0 module worklib.Add rca 3:v errors: 0, warnings: 0 module worklib.Add_rca64_0:v errors: 0, warnings: 0 module worklib.Add_half_128:v errors: 0, warnings: 0 module worklib.Add_half_127:v errors: 0, warnings: 0 module worklib.Add full 64:v errors: 0, warnings: 0 module worklib.Add_half_126:v errors: 0, warnings: 0 module worklib.Add_half_125:v errors: 0, warnings: 0 module worklib.Add_full_63:v errors: 0, warnings: 0 module worklib.Add_half_124:v errors: 0, warnings: 0 module worklib.Add_half_123:v errors: 0, warnings: 0 module worklib.Add_full_62:v errors: 0, warnings: 0 module worklib.Add half 122:v errors: 0, warnings: 0 module worklib.Add_half_121:v

errors: 0, warnings: 0 module worklib.Add_full_61:v errors: 0, warnings: 0 module worklib.Add_rca_4_16:v errors: 0, warnings: 0 module worklib.Add_half_120:v errors: 0, warnings: 0 module worklib.Add_half_119:v errors: 0, warnings: 0 module worklib.Add_full_60:v errors: 0, warnings: 0 module worklib.Add_half_118:v errors: 0, warnings: 0 module worklib.Add_half_117:v errors: 0, warnings: 0 module worklib.Add full 59:v errors: 0, warnings: 0 module worklib.Add half 116:v errors: 0, warnings: 0 module worklib.Add_half_115:v errors: 0, warnings: 0 module worklib.Add_full_58:v errors: 0, warnings: 0 module worklib.Add half 114:v errors: 0, warnings: 0 module worklib.Add_half_113:v errors: 0, warnings: 0 module worklib.Add_full_57:v errors: 0, warnings: 0 module worklib.Add_rca_4_15:v errors: 0, warnings: 0 module worklib.Add_half_112:v errors: 0, warnings: 0 module worklib.Add_half_111:v errors: 0, warnings: 0 module worklib.Add full 56:v errors: 0, warnings: 0 module worklib.Add_half_110:v errors: 0, warnings: 0 module worklib.Add_half_109:v errors: 0, warnings: 0 module worklib.Add_full_55:v errors: 0, warnings: 0 module worklib.Add_half_108:v errors: 0, warnings: 0 module worklib.Add_half_107:v errors: 0, warnings: 0 module worklib.Add_full_54:v errors: 0, warnings: 0 module worklib.Add half 106:v errors: 0, warnings: 0 module worklib.Add_half_105:v

errors: 0, warnings: 0 module worklib.Add_full_53:v errors: 0, warnings: 0 module worklib.Add_rca_4_14:v errors: 0, warnings: 0 module worklib.Add_half_104:v errors: 0, warnings: 0 module worklib.Add_half_103:v errors: 0, warnings: 0 module worklib.Add_full_52:v errors: 0, warnings: 0 module worklib.Add_half_102:v errors: 0, warnings: 0 module worklib.Add_half_101:v errors: 0, warnings: 0 module worklib.Add full 51:v errors: 0, warnings: 0 module worklib.Add half 100:v errors: 0, warnings: 0 module worklib.Add_half_99:v errors: 0, warnings: 0 module worklib.Add_full_50:v errors: 0, warnings: 0 module worklib.Add half 98:v errors: 0, warnings: 0 module worklib.Add_half_97:v errors: 0, warnings: 0 module worklib.Add full 49:v errors: 0, warnings: 0 module worklib.Add_rca_4_13:v errors: 0, warnings: 0 module worklib.Add_half_96:v errors: 0, warnings: 0 module worklib.Add_half_95:v errors: 0, warnings: 0 module worklib.Add full 48:v errors: 0, warnings: 0 module worklib.Add_half_94:v errors: 0, warnings: 0 module worklib.Add_half_93:v errors: 0, warnings: 0 module worklib.Add_full_47:v errors: 0, warnings: 0 module worklib.Add_half_92:v errors: 0, warnings: 0 module worklib.Add_half_91:v errors: 0, warnings: 0 module worklib.Add_full_46:v errors: 0, warnings: 0 module worklib.Add half 90:v errors: 0, warnings: 0 module worklib.Add_half_89:v

errors: 0, warnings: 0 module worklib.Add_full_45:v errors: 0, warnings: 0 module worklib.Add_rca_4_12:v errors: 0, warnings: 0 module worklib.Add_half_88:v errors: 0, warnings: 0 module worklib.Add_half_87:v errors: 0, warnings: 0 module worklib.Add_full_44:v errors: 0, warnings: 0 module worklib.Add_half_86:v errors: 0, warnings: 0 module worklib.Add_half_85:v errors: 0, warnings: 0 module worklib.Add full 43:v errors: 0, warnings: 0 module worklib.Add half 84:v errors: 0, warnings: 0 module worklib.Add_half_83:v errors: 0, warnings: 0 module worklib.Add_full_42:v errors: 0, warnings: 0 module worklib.Add half 82:v errors: 0, warnings: 0 module worklib.Add_half_81:v errors: 0, warnings: 0 module worklib.Add full 41:v errors: 0, warnings: 0 module worklib.Add_rca_4_11:v errors: 0, warnings: 0 module worklib.Add_half_80:v errors: 0, warnings: 0 module worklib.Add_half_79:v errors: 0, warnings: 0 module worklib.Add full 40:v errors: 0, warnings: 0 module worklib.Add_half_78:v errors: 0, warnings: 0 module worklib.Add_half_77:v errors: 0, warnings: 0 module worklib.Add_full_39:v errors: 0, warnings: 0 module worklib.Add_half_76:v errors: 0, warnings: 0 module worklib.Add_half_75:v errors: 0, warnings: 0 module worklib.Add_full_38:v errors: 0, warnings: 0 module worklib.Add half 74:v errors: 0, warnings: 0 module worklib.Add_half_73:v

errors: 0, warnings: 0 module worklib.Add_full_37:v errors: 0, warnings: 0 module worklib.Add_rca_4_10:v errors: 0, warnings: 0 module worklib.Add_half_72:v errors: 0, warnings: 0 module worklib.Add_half_71:v errors: 0, warnings: 0 module worklib.Add_full_36:v errors: 0, warnings: 0 module worklib.Add_half_70:v errors: 0, warnings: 0 module worklib.Add_half_69:v errors: 0, warnings: 0 module worklib.Add full 35:v errors: 0, warnings: 0 module worklib.Add half 68:v errors: 0, warnings: 0 module worklib.Add_half_67:v errors: 0, warnings: 0 module worklib.Add_full_34:v errors: 0, warnings: 0 module worklib.Add half 66:v errors: 0, warnings: 0 module worklib.Add_half_65:v errors: 0, warnings: 0 module worklib.Add full 33:v errors: 0, warnings: 0 module worklib.Add_rca_4_9:v errors: 0, warnings: 0 module worklib.Add_rca_2:v errors: 0, warnings: 0 module worklib.Add_half_64:v errors: 0, warnings: 0 module worklib.Add half 63:v errors: 0, warnings: 0 module worklib.Add_full_32:v errors: 0, warnings: 0 module worklib.Add_half_62:v errors: 0, warnings: 0 module worklib.Add_half_61:v errors: 0, warnings: 0 module worklib.Add_full_31:v errors: 0, warnings: 0 module worklib.Add_half_60:v errors: 0, warnings: 0 module worklib.Add_half_59:v errors: 0, warnings: 0 module worklib.Add full 30:v errors: 0, warnings: 0 module worklib.Add_half_58:v

errors: 0, warnings: 0 module worklib.Add half 57:v errors: 0, warnings: 0 module worklib.Add_full_29:v errors: 0, warnings: 0 module worklib.Add_rca_4_8:v errors: 0, warnings: 0 module worklib.Add_half_56:v errors: 0, warnings: 0 module worklib.Add_half_55:v errors: 0, warnings: 0 module worklib.Add_full_28:v errors: 0, warnings: 0 module worklib.Add_half_54:v errors: 0, warnings: 0 module worklib.Add half 53:v errors: 0, warnings: 0 module worklib.Add full 27:v errors: 0, warnings: 0 module worklib.Add_half_52:v errors: 0, warnings: 0 module worklib.Add_half_51:v errors: 0, warnings: 0 module worklib.Add full 26:v errors: 0, warnings: 0 module worklib.Add_half_50:v errors: 0, warnings: 0 module worklib.Add half 49:v errors: 0, warnings: 0 module worklib.Add_full_25:v errors: 0, warnings: 0 module worklib.Add_rca_4_7:v errors: 0, warnings: 0 module worklib.Add_half_48:v errors: 0, warnings: 0 module worklib.Add half 47:v errors: 0, warnings: 0 module worklib.Add_full_24:v errors: 0, warnings: 0 module worklib.Add_half_46:v errors: 0, warnings: 0 module worklib.Add_half_45:v errors: 0, warnings: 0 module worklib.Add_full_23:v errors: 0, warnings: 0 module worklib.Add_half_44:v errors: 0, warnings: 0 module worklib.Add_half_43:v errors: 0, warnings: 0 module worklib.Add full 22:v errors: 0, warnings: 0 module worklib.Add_half_42:v

errors: 0, warnings: 0 module worklib.Add_half_41:v errors: 0, warnings: 0 module worklib.Add_full_21:v errors: 0, warnings: 0 module worklib.Add_rca_4_6:v errors: 0, warnings: 0 module worklib.Add_half_40:v errors: 0, warnings: 0 module worklib.Add_half_39:v errors: 0, warnings: 0 module worklib.Add_full_20:v errors: 0, warnings: 0 module worklib.Add_half_38:v errors: 0, warnings: 0 module worklib.Add half 37:v errors: 0, warnings: 0 module worklib.Add full 19:v errors: 0, warnings: 0 module worklib.Add_half_36:v errors: 0, warnings: 0 module worklib.Add_half_35:v errors: 0, warnings: 0 module worklib.Add full 18:v errors: 0, warnings: 0 module worklib.Add_half_34:v errors: 0, warnings: 0 module worklib.Add half 33:v errors: 0, warnings: 0 module worklib.Add_full_17:v errors: 0, warnings: 0 module worklib.Add_rca_4_5:v errors: 0, warnings: 0 module worklib.Add_half_32:v errors: 0, warnings: 0 module worklib.Add half 31:v errors: 0, warnings: 0 module worklib.Add_full_16:v errors: 0, warnings: 0 module worklib.Add_half_30:v errors: 0, warnings: 0 module worklib.Add_half_29:v errors: 0, warnings: 0 module worklib.Add_full_15:v errors: 0, warnings: 0 module worklib.Add_half_28:v errors: 0, warnings: 0 module worklib.Add_half_27:v errors: 0, warnings: 0 module worklib.Add full 14:v errors: 0, warnings: 0 module worklib.Add_half_26:v

errors: 0, warnings: 0 module worklib.Add_half_25:v errors: 0, warnings: 0 module worklib.Add_full_13:v errors: 0, warnings: 0 module worklib.Add_rca_4_4:v errors: 0, warnings: 0 module worklib.Add_half_24:v errors: 0, warnings: 0 module worklib.Add_half_23:v errors: 0, warnings: 0 module worklib.Add_full_12:v errors: 0, warnings: 0 module worklib.Add_half_22:v errors: 0, warnings: 0 module worklib.Add half 21:v errors: 0, warnings: 0 module worklib.Add full 11:v errors: 0, warnings: 0 module worklib.Add_half_20:v errors: 0, warnings: 0 module worklib.Add_half_19:v errors: 0, warnings: 0 module worklib.Add full 10:v errors: 0, warnings: 0 module worklib.Add_half_18:v errors: 0, warnings: 0 module worklib.Add half 17:v errors: 0, warnings: 0 module worklib.Add_full_9:v errors: 0, warnings: 0 module worklib.Add_rca_4_3:v errors: 0, warnings: 0 module worklib.Add_half_16:v errors: 0, warnings: 0 module worklib.Add half 15:v errors: 0, warnings: 0 module worklib.Add_full_8:v errors: 0, warnings: 0 module worklib.Add_half_14:v errors: 0, warnings: 0 module worklib.Add_half_13:v errors: 0, warnings: 0 module worklib.Add_full_7:v errors: 0, warnings: 0 module worklib.Add_half_12:v errors: 0, warnings: 0 module worklib.Add_half_11:v errors: 0, warnings: 0 module worklib.Add full 6:v errors: 0, warnings: 0 module worklib.Add_half_10:v

errors: 0, warnings: 0 module worklib.Add_half_9:v errors: 0, warnings: 0 module worklib.Add_full_5:v errors: 0, warnings: 0 module worklib.Add_rca_4_2:v errors: 0, warnings: 0 module worklib.Add_half_8:v errors: 0, warnings: 0 module worklib.Add_half_7:v errors: 0, warnings: 0 module worklib.Add_full_4:v errors: 0, warnings: 0 module worklib.Add_half_6:v errors: 0, warnings: 0 module worklib.Add half 5:v errors: 0, warnings: 0 module worklib.Add full 3:v errors: 0, warnings: 0 module worklib.Add_half_4:v errors: 0, warnings: 0 module worklib.Add_half_3:v errors: 0, warnings: 0 module worklib.Add full 2:v errors: 0, warnings: 0 module worklib.Add_half_2:v errors: 0, warnings: 0 module worklib.Add half 1:v errors: 0, warnings: 0 module worklib.Add_full_1:v errors: 0, warnings: 0 module worklib.Add_rca_4_1:v errors: 0, warnings: 0 module worklib.Add_rca_1:v errors: 0, warnings: 0 module worklib.Add rca64 1:v errors: 0, warnings: 0 module worklib.Add_half_384:v errors: 0, warnings: 0 module worklib.Add_half_383:v errors: 0, warnings: 0 module worklib.Add_full_192:v errors: 0, warnings: 0 module worklib.Add_half_382:v errors: 0, warnings: 0 module worklib.Add_half_381:v errors: 0, warnings: 0 module worklib.Add_full_191:v errors: 0, warnings: 0 module worklib.Add half 380:v errors: 0, warnings: 0 module worklib.Add_half_379:v

errors: 0, warnings: 0 module worklib.Add_full_190:v errors: 0, warnings: 0 module worklib.Add_half_378:v errors: 0, warnings: 0 module worklib.Add_half_377:v errors: 0, warnings: 0 module worklib.Add_full_189:v errors: 0, warnings: 0 module worklib.Add_rca_4_48:v errors: 0, warnings: 0 module worklib.Add_half_376:v errors: 0, warnings: 0 module worklib.Add_half_375:v errors: 0, warnings: 0 module worklib.Add full 188:v errors: 0, warnings: 0 module worklib.Add half 374:v errors: 0, warnings: 0 module worklib.Add_half_373:v errors: 0, warnings: 0 module worklib.Add_full_187:v errors: 0, warnings: 0 module worklib.Add half 372:v errors: 0, warnings: 0 module worklib.Add_half_371:v errors: 0, warnings: 0 module worklib.Add_full_186:v errors: 0, warnings: 0 module worklib.Add_half_370:v errors: 0, warnings: 0 module worklib.Add_half_369:v errors: 0, warnings: 0 module worklib.Add_full_185:v errors: 0, warnings: 0 module worklib.Add rca 4 47:v errors: 0, warnings: 0 module worklib.Add_half_368:v errors: 0, warnings: 0 module worklib.Add_half_367:v errors: 0, warnings: 0 module worklib.Add_full_184:v errors: 0, warnings: 0 module worklib.Add_half_366:v errors: 0, warnings: 0 module worklib.Add_half_365:v errors: 0, warnings: 0 module worklib.Add_full_183:v errors: 0, warnings: 0 module worklib.Add half 364:v errors: 0, warnings: 0 module worklib.Add_half_363:v

errors: 0, warnings: 0 module worklib.Add_full_182:v errors: 0, warnings: 0 module worklib.Add_half_362:v errors: 0, warnings: 0 module worklib.Add_half_361:v errors: 0, warnings: 0 module worklib.Add_full_181:v errors: 0, warnings: 0 module worklib.Add_rca_4_46:v errors: 0, warnings: 0 module worklib.Add_half_360:v errors: 0, warnings: 0 module worklib.Add_half_359:v errors: 0, warnings: 0 module worklib.Add full 180:v errors: 0, warnings: 0 module worklib.Add half 358:v errors: 0, warnings: 0 module worklib.Add_half_357:v errors: 0, warnings: 0 module worklib.Add_full_179:v errors: 0, warnings: 0 module worklib.Add half 356:v errors: 0, warnings: 0 module worklib.Add_half_355:v errors: 0, warnings: 0 module worklib.Add_full_178:v errors: 0, warnings: 0 module worklib.Add_half_354:v errors: 0, warnings: 0 module worklib.Add_half_353:v errors: 0, warnings: 0 module worklib.Add_full_177:v errors: 0, warnings: 0 module worklib.Add rca 4 45:v errors: 0, warnings: 0 module worklib.Add_half_352:v errors: 0, warnings: 0 module worklib.Add_half_351:v errors: 0, warnings: 0 module worklib.Add_full_176:v errors: 0, warnings: 0 module worklib.Add_half_350:v errors: 0, warnings: 0 module worklib.Add_half_349:v errors: 0, warnings: 0 module worklib.Add_full_175:v errors: 0, warnings: 0 module worklib.Add half 348:v errors: 0, warnings: 0 module worklib.Add_half_347:v

errors: 0, warnings: 0 module worklib.Add_full_174:v errors: 0, warnings: 0 module worklib.Add_half_346:v errors: 0, warnings: 0 module worklib.Add_half_345:v errors: 0, warnings: 0 module worklib.Add_full_173:v errors: 0, warnings: 0 module worklib.Add_rca_4_44:v errors: 0, warnings: 0 module worklib.Add_half_344:v errors: 0, warnings: 0 module worklib.Add_half_343:v errors: 0, warnings: 0 module worklib.Add full 172:v errors: 0, warnings: 0 module worklib.Add half 342:v errors: 0, warnings: 0 module worklib.Add_half_341:v errors: 0, warnings: 0 module worklib.Add_full_171:v errors: 0, warnings: 0 module worklib.Add half 340:v errors: 0, warnings: 0 module worklib.Add_half_339:v errors: 0, warnings: 0 module worklib.Add_full_170:v errors: 0, warnings: 0 module worklib.Add_half_338:v errors: 0, warnings: 0 module worklib.Add_half_337:v errors: 0, warnings: 0 module worklib.Add_full_169:v errors: 0, warnings: 0 module worklib.Add rca 4 43:v errors: 0, warnings: 0 module worklib.Add_half_336:v errors: 0, warnings: 0 module worklib.Add_half_335:v errors: 0, warnings: 0 module worklib.Add_full_168:v errors: 0, warnings: 0 module worklib.Add_half_334:v errors: 0, warnings: 0 module worklib.Add_half_333:v errors: 0, warnings: 0 module worklib.Add_full_167:v errors: 0, warnings: 0 module worklib.Add half 332:v errors: 0, warnings: 0 module worklib.Add_half_331:v

errors: 0, warnings: 0 module worklib.Add_full_166:v errors: 0, warnings: 0 module worklib.Add_half_330:v errors: 0, warnings: 0 module worklib.Add_half_329:v errors: 0, warnings: 0 module worklib.Add_full_165:v errors: 0, warnings: 0 module worklib.Add_rca_4_42:v errors: 0, warnings: 0 module worklib.Add_half_328:v errors: 0, warnings: 0 module worklib.Add_half_327:v errors: 0, warnings: 0 module worklib.Add full 164:v errors: 0, warnings: 0 module worklib.Add half 326:v errors: 0, warnings: 0 module worklib.Add_half_325:v errors: 0, warnings: 0 module worklib.Add_full_163:v errors: 0, warnings: 0 module worklib.Add half 324:v errors: 0, warnings: 0 module worklib.Add_half_323:v errors: 0, warnings: 0 module worklib.Add_full_162:v errors: 0, warnings: 0 module worklib.Add_half_322:v errors: 0, warnings: 0 module worklib.Add_half_321:v errors: 0, warnings: 0 module worklib.Add_full_161:v errors: 0, warnings: 0 module worklib.Add rca 4 41:v errors: 0, warnings: 0 module worklib.Add_rca_6:v errors: 0, warnings: 0 module worklib.Add_half_320:v errors: 0, warnings: 0 module worklib.Add_half_319:v errors: 0, warnings: 0 module worklib.Add_full_160:v errors: 0, warnings: 0 module worklib.Add_half_318:v errors: 0, warnings: 0 module worklib.Add_half_317:v errors: 0, warnings: 0 module worklib.Add full 159:v errors: 0, warnings: 0 module worklib.Add_half_316:v

errors: 0, warnings: 0 module worklib.Add_half_315:v errors: 0, warnings: 0 module worklib.Add_full_158:v errors: 0, warnings: 0 module worklib.Add_half_314:v errors: 0, warnings: 0 module worklib.Add_half_313:v errors: 0, warnings: 0 module worklib.Add_full_157:v errors: 0, warnings: 0 module worklib.Add_rca_4_40:v errors: 0, warnings: 0 module worklib.Add_half_312:v errors: 0, warnings: 0 module worklib.Add half 311:v errors: 0, warnings: 0 module worklib.Add full 156:v errors: 0, warnings: 0 module worklib.Add_half_310:v errors: 0, warnings: 0 module worklib.Add_half_309:v errors: 0, warnings: 0 module worklib.Add full 155:v errors: 0, warnings: 0 module worklib.Add_half_308:v errors: 0, warnings: 0 module worklib.Add_half_307:v errors: 0, warnings: 0 module worklib.Add_full_154:v errors: 0, warnings: 0 module worklib.Add_half_306:v errors: 0, warnings: 0 module worklib.Add_half_305:v errors: 0, warnings: 0 module worklib.Add full 153:v errors: 0, warnings: 0 module worklib.Add_rca_4_39:v errors: 0, warnings: 0 module worklib.Add_half_304:v errors: 0, warnings: 0 module worklib.Add_half_303:v errors: 0, warnings: 0 module worklib.Add_full_152:v errors: 0, warnings: 0 module worklib.Add_half_302:v errors: 0, warnings: 0 module worklib.Add_half_301:v errors: 0, warnings: 0 module worklib.Add full 151:v errors: 0, warnings: 0 module worklib.Add_half_300:v

errors: 0, warnings: 0 module worklib.Add_half_299:v errors: 0, warnings: 0 module worklib.Add_full_150:v errors: 0, warnings: 0 module worklib.Add_half_298:v errors: 0, warnings: 0 module worklib.Add_half_297:v errors: 0, warnings: 0 module worklib.Add_full_149:v errors: 0, warnings: 0 module worklib.Add_rca_4_38:v errors: 0, warnings: 0 module worklib.Add_half_296:v errors: 0, warnings: 0 module worklib.Add half 295:v errors: 0, warnings: 0 module worklib.Add full 148:v errors: 0, warnings: 0 module worklib.Add_half_294:v errors: 0, warnings: 0 module worklib.Add_half_293:v errors: 0, warnings: 0 module worklib.Add full 147:v errors: 0, warnings: 0 module worklib.Add_half_292:v errors: 0, warnings: 0 module worklib.Add_half_291:v errors: 0, warnings: 0 module worklib.Add_full_146:v errors: 0, warnings: 0 module worklib.Add_half_290:v errors: 0, warnings: 0 module worklib.Add_half_289:v errors: 0, warnings: 0 module worklib.Add full 145:v errors: 0, warnings: 0 module worklib.Add_rca_4_37:v errors: 0, warnings: 0 module worklib.Add_half_288:v errors: 0, warnings: 0 module worklib.Add_half_287:v errors: 0, warnings: 0 module worklib.Add_full_144:v errors: 0, warnings: 0 module worklib.Add_half_286:v errors: 0, warnings: 0 module worklib.Add_half_285:v errors: 0, warnings: 0 module worklib.Add full 143:v errors: 0, warnings: 0 module worklib.Add_half_284:v

errors: 0, warnings: 0 module worklib.Add_half_283:v errors: 0, warnings: 0 module worklib.Add_full_142:v errors: 0, warnings: 0 module worklib.Add_half_282:v errors: 0, warnings: 0 module worklib.Add_half_281:v errors: 0, warnings: 0 module worklib.Add_full_141:v errors: 0, warnings: 0 module worklib.Add_rca_4_36:v errors: 0, warnings: 0 module worklib.Add_half_280:v errors: 0, warnings: 0 module worklib.Add half 279:v errors: 0, warnings: 0 module worklib.Add full 140:v errors: 0, warnings: 0 module worklib.Add_half_278:v errors: 0, warnings: 0 module worklib.Add_half_277:v errors: 0, warnings: 0 module worklib.Add full 139:v errors: 0, warnings: 0 module worklib.Add_half_276:v errors: 0, warnings: 0 module worklib.Add_half_275:v errors: 0, warnings: 0 module worklib.Add_full_138:v errors: 0, warnings: 0 module worklib.Add_half_274:v errors: 0, warnings: 0 module worklib.Add_half_273:v errors: 0, warnings: 0 module worklib.Add full 137:v errors: 0, warnings: 0 module worklib.Add_rca_4_35:v errors: 0, warnings: 0 module worklib.Add_half_272:v errors: 0, warnings: 0 module worklib.Add_half_271:v errors: 0, warnings: 0 module worklib.Add_full_136:v errors: 0, warnings: 0 module worklib.Add_half_270:v errors: 0, warnings: 0 module worklib.Add_half_269:v errors: 0, warnings: 0 module worklib.Add full 135:v errors: 0, warnings: 0 module worklib.Add_half_268:v

```
errors: 0, warnings: 0
     module worklib.Add half 267:v
           errors: 0, warnings: 0
     module worklib.Add_full_134:v
           errors: 0, warnings: 0
     module worklib.Add_half_266:v
           errors: 0, warnings: 0
     module worklib.Add_half_265:v
           errors: 0, warnings: 0
     module worklib.Add_full_133:v
           errors: 0, warnings: 0
     module worklib.Add_rca_4_34:v
           errors: 0, warnings: 0
     module worklib.Add_half_264:v
           errors: 0, warnings: 0
     module worklib.Add half 263:v
           errors: 0, warnings: 0
     module worklib.Add full 132:v
           errors: 0, warnings: 0
     module worklib.Add_half_262:v
           errors: 0, warnings: 0
     module worklib.Add_half_261:v
           errors: 0, warnings: 0
     module worklib.Add full 131:v
           errors: 0, warnings: 0
     module worklib.Add_half_260:v
           errors: 0, warnings: 0
     module worklib.Add half 259:v
           errors: 0, warnings: 0
     module worklib.Add_full_130:v
           errors: 0, warnings: 0
     module worklib.Add_half_258:v
           errors: 0, warnings: 0
     module worklib.Add_half_257:v
           errors: 0, warnings: 0
     module worklib.Add full 129:v
           errors: 0, warnings: 0
     module worklib.Add_rca_4_33:v
           errors: 0, warnings: 0
     module worklib.Add_rca_5:v
           errors: 0, warnings: 0
     module worklib.div_DW01_inc_0:v
           errors: 0, warnings: 0
     module worklib.div:v
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CEOX1.tsbvlibp
     module tc240c.CEOX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAN2X1.tsbvlibp
     module tc240c.CAN2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR2X1.tsbvlibp
```

```
module tc240c.COR2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAN2XL.tsbvlibp
     module tc240c.CAN2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVX2.tsbvlibp
     module tc240c.CIVX2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CENX1.tsbvlibp
     module tc240c.CENX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CEOXL.tsbvlibp
     module tc240c.CEOXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND2IX1.tsbvlibp
     module tc240c.CND2IX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND2XL.tsbvlibp
     module tc240c.CND2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND2X1.tsbvlibp
     module tc240c.CND2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVXL.tsbvlibp
     module tc240c.CIVXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVX1.tsbvlibp
     module tc240c.CIVX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR2X1.tsbvlibp
     module tc240c.CNR2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR2XL.tsbvlibp
     module tc240c.CNR2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CHA1X1.tsbvlibp
     module tc240c.CHA1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CTSX2.tsbvlibp
     module tc240c.CTSX2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR1X1.tsbvlibp
     module tc240c.CAOR1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR2X1.tsbvlibp
     module tc240c.CAOR2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR8X1.tsbvlibp
     module tc240c.CNR8X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1QXL.tsbvlibp
     module tc240c.CFD1QXL:tsbvlibp
```

```
errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp
     module tc240c.CFD1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/veriloq/tc240c/CFD2QXL.tsbvlibp
     module tc240c.CFD2QXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1X1.tsbvlibp
     module tc240c.CFD1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CFD1QX1.tsbvlibp
     module tc240c.CFD1QX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR1X4.tsbvlibp
     module tc240c.CAOR1X4:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR3X2.tsbvlibp
     module tc240c.COR3X2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAN3X2.tsbvlibp
     module tc240c.CAN3X2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND1X1.tsbvlibp
     module tc240c.COND1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp
     module tc240c.CIVDX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COAN1X1.tsbvlibp
     module tc240c.COAN1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp
     module tc240c.CIVDXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND1XL.tsbvlibp
     module tc240c.COND1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR2X2.tsbvlibp
     module tc240c.CNR2X2:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CDLY1XL.tsbvlibp
     module tc240c.CDLY1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNIVX1.tsbvlibp
     module tc240c.CNIVX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CAOR2XL.tsbvlibp
     module tc240c.CAOR2XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CANR2X1.tsbvlibp
     module tc240c.CANR2X1:tsbvlibp
           errors: 0, warnings: 0
```

```
file: /apps/toshiba/sjsu/verilog/tc240c/CND3XL.tsbvlibp
     module tc240c.CND3XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND4CX1.tsbvlibp
     module tc240c.COND4CX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR3X1.tsbvlibp
     module tc240c.COR3X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COND2X1.tsbvlibp
     module tc240c.COND2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/veriloq/tc240c/CNR2IX1.tsbvlibp
     module tc240c.CNR2IX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/veriloq/tc240c/COND3X1.tsbvlibp
     module tc240c.COND3X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CANR1XL.tsbvlibp
     module tc240c.CANR1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CANR3X1.tsbvlibp
     module tc240c.CANR3X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CNR3XL.tsbvlibp
     module tc240c.CNR3XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND4X1.tsbvlibp
     module tc240c.CND4X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/veriloq/tc240c/CMXI2X1.tsbvlibp
     module tc240c.CMXI2X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR6X1.tsbvlibp
     module tc240c.COR6X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp
     module tc240c.tsbCFD1QXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1XL.tsbvlibp
     module tc240c.tsbCFD1XL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD2QXL.tsbvlibp
     module tc240c.tsbCFD2QXL:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1X1.tsbvlibp
     module tc240c.tsbCFD1X1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp
     module tc240c.tsbCFD1QX1:tsbvlibp
           errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TMUX21INVprim.tsbvlibp
```

```
primitive tc240c.TMUX21INVprim:tsbvlibp
                          errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TFDPNOprim.tsbvlibp
            primitive tc240c.TFDPNOprim:tsbvlibp
                         errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TFDPRBNOprim.tsbvlibp
            primitive tc240c.TFDPRBNOprim:tsbvlibp
                          errors: 0, warnings: 0
                         Caching library 'tc240c' ..... Done
                         Caching library 'worklib' ..... Done
            Elaborating the design hierarchy:
    Add_rca_0 M1 \ ( .sum(w10), .a(\{1'b0, operal_not[30:0]\}), .b(\{1'b0, operal_not[30:0]]), .b(\{1'b0, operal_not[30:0]]), .b(\{1'b0, operal_not[30:0]]), .b(\{1'b0, operal_not[30:0]]), .b(\{1'b0, operal_not[30:0]]), .b(\{1'
1'b0, 1'b0,
ncelab: *W,CUVWSP (./div_netlist.v,9807|13): 1 output port was not
connected:
ncelab: (./div_netlist.v,1149): c_out
    Add_rca_7 M6 ( .sum(w13), .a({1'b1, n1293, n1295, n1296, n1297,
n1298, n1299,
ncelab: *W,CUVWSP (./div_netlist.v,9811|13): 1 output port was not
connected:
ncelab: (./div_netlist.v,2323): c_out
    Add_rca64_0 M2 ( .sum(w11), .a({1'b0, n1216, n1215, n1214, n1213,
n1212,
ncelab: *W,CUVWSP (./div_netlist.v,9818|15): 1 output port was not
connected:
ncelab: (./div_netlist.v,4698): c_out
    Add_rca64_1 M4 ( .sum(w12), .a(result_not), .b({1'b0, 1'b0, 1'b0,
1'b0, 1'b0,
ncelab: *W,CUVWSP (./div_netlist.v,9831|15): 1 output port was not
connected:
ncelab: (./div_netlist.v,7051): c_out
    Add_rca_6 M3 ( .sum(w1), .a(operal_copy), .b({n1142, D[30:0]}),
.c_in(1'b0)
ncelab: *W,CUVWSP (./div_netlist.v,9838|13): 1 output port was not
connected:
ncelab: (./div_netlist.v,8211): c_out
    Add rca 5 M5 ( .sum(w9), .a(operal copydiv), .b({n1142, D[30:0]}),
.c_in(
ncelab: *W,CUVWSP (./div netlist.v,9840|13): 1 output port was not
connected:
ncelab: (./div_netlist.v,9381): c_out
```

```
CFD1XL \lceil nest_reg[1] \mid (D(n777), CP(clock), QN(n1322));
ncelab: *W,CUVWSP (./div_netlist.v,9910|21): 1 output port was not
connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp,7): Q
  CFD1XL \nest_reg[2] ( .D(n776), .CP(clock), .QN(n1323) );
ncelab: *W,CUVWSP (./div_netlist.v,9911|21): 1 output port was not
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp,7): Q
 CFD1XL \result_copy_reg[31] ( .D(n710), .CP(clock), .QN(n1355) );
ncelab: *W,CUVWSP (./div netlist.v,9944|29): 1 output port was not
connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp,7): Q
 CFD1XL \result_copy_reg[63] ( .D(n743), .CP(clock), .Q(n1142) );
ncelab: *W,CUVWSP (./div_netlist.v,10162|29): 1 output port was not
connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD1XL.tsbvlibp,7): QN
     Building instance overlay tables: ...... Done
     Generating native compiled code:
          tc240c.CANR1XL:tsbvlibp <0x5b3d9c36>
                streams: 0, words:
          tc240c.CANR2X1:tsbvlibp <0x759f56f5>
                streams: 0, words:
          tc240c.CANR3X1:tsbvlibp <0x7323d4f3>
                streams: 0, words:
          tc240c.CAOR1X1:tsbvlibp <0x108972c0>
                streams: 0, words:
                                     0
          tc240c.CAOR1X4:tsbvlibp <0x7b66be3c>
                streams: 0, words:
          tc240c.CAOR2X1:tsbvlibp <0x638225ab>
                streams: 0, words:
          tc240c.CAOR2XL:tsbvlibp <0x79bd3f40>
                streams: 0, words:
          tc240c.CENX1:tsbvlibp <0x0fa8523d>
                streams: 0, words:
          tc240c.CEOX1:tsbvlibp <0x4400a8d7>
                streams: 0, words:
          tc240c.CEOXL:tsbvlibp <0x098af818>
                streams: 0, words: 0
          tc240c.CHA1X1:tsbvlibp <0x30760590>
                streams: 0, words:
                                     0
          tc240c.CMXI2X1:tsbvlibp <0x21a930df>
                streams:
                                     0
                          0, words:
          tc240c.COAN1X1:tsbvlibp <0x456fa7fe>
```

```
streams: 0, words: 0
          tc240c.COND1X1:tsbvlibp <0x69c0ce76>
               streams: 0, words:
          tc240c.COND1XL:tsbvlibp <0x36ede661>
               streams: 0, words:
                                     0
          tc240c.COND2X1:tsbvlibp <0x71b9bf6b>
               streams: 0, words:
                                  0
          tc240c.COND3X1:tsbvlibp <0x3c28d710>
               streams: 0, words:
          tc240c.COND4CX1:tsbvlibp <0x460c0bc5>
               streams: 0, words: 0
          tc240c.tsbCFD1QX1:tsbvlibp <0x1f1b900c>
               streams: 0, words: 0
          tc240c.tsbCFD1QXL:tsbvlibp <0x0755e884>
               streams: 0, words:
                                   0
          tc240c.tsbCFD1X1:tsbvlibp <0x277249fa>
               streams: 0, words: 0
          tc240c.tsbCFD1XL:tsbvlibp <0x355406e0>
               streams: 0, words: 0
          tc240c.tsbCFD2QXL:tsbvlibp <0x5e553f7b>
               streams: 0, words:
          worklib.Add_rca64_0:v <0x73760c11>
               streams: 2, words: 409
          worklib.Add rca64 1:v <0x78f25dd2>
               streams: 2, words: 409
          worklib.div:v <0x641238cc>
               streams: 2, words:
                                   324
          worklib.test div:v <0x467a758f>
               streams: 11, words: 12219
     Building instance specific data structures.
     Loading native compiled code:
                                ..... Done
     Design hierarchy summary:
                          Instances Unique
         Modules:
                               3801
                                       899
          UDPs:
                               298
                                        3
          Primitives:
                              9643
                                        10
                              2730
          Timing outputs:
                                        29
          Registers:
                               303
                                        13
          Scalar wires:
                              3049
                               288
          Expanded wires:
                               2
          Vectored wires:
          Initial blocks:
                                4
                                        4
                               12
          Pseudo assignments:
                                        12
          Timing checks:
                              1791
                                       602
          Simulation timescale: 10ps
     Writing initial simulation snapshot: worklib.test_div:v
Loading snapshot worklib.test div:v ...... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
```

Page 211 of 269

0 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,

```
10 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
20 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
30 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
40 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
50 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
60 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
80 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
90 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
100 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
110 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
120 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
130 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
140 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
150 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
160 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
170 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
180 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
200 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
220 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
230 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
240 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
250 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
260 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
```

```
270 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
280 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
290 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
300 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
310 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
320 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
330 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
340 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
350 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
360 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
370 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
380 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
390 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
400 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
410 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
420 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
430 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
440 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
460 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
470 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
480 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
490 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
500 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
510 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
520 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
```

```
530 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
540 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
550 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
560 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
570 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
580 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
590 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
600 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
610 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
620 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
630 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
640 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
650 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
660 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
670 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
680 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
690 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
700 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
720 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
730 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
740 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
750 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
760 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
770 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
780 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
```

```
790 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
800 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
810 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
820 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxxx,
830 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
840 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
850 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
870 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
880 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
890 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
900 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
910 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
920 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
930 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
940 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
950 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
980 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
990 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1000 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1010 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1020 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1030 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1040 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
```

```
1050 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1060 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1070 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1080 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1090 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1100 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1110 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1120 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1130 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1140 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1150 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1160 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1170 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1180 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1190 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1200 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1210 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1220 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1230 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1240 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1250 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1260 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1270 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1280 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1290 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1300 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
```

```
1310 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1320 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1330 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1340 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1350 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1360 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1370 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1380 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1390 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1400 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1410 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1420 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1430 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1440 operal=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1450 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1460 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1470 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1480 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1490 operal=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1500 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1510 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1520 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1530 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxx,
1540 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1550 opera1=xxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
1551 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxx,
```

```
1551 opera1=xxxxxxxxx, opera2=xxxxxxxxxxxxxxxxx,
1555 operal=babababb, opera2=1212121212121212,
1560 operal=babababb, opera2=1212121212121212,
1570 operal=babababb, opera2=121212121212121212,
1575 operal=babababb, opera2=121212121212121212,
1580 opera1=babababb, opera2=1212121212121212,
1590 operal=babababb, opera2=1212121212121212,
1595 operal=babababb, opera2=1212121212121212,
1600 operal=babababb, opera2=12121212121212121,
1610 opera1=babababb, opera2=1212121212121212,
1620 operal=babababb, opera2=121212121212121212,
1630 opera1=babababb, opera2=1212121212121212,
1640 operal=babababb, opera2=1212121212121212,
1650 operal=babababb, opera2=121212121212121212,
1660 operal=babababb, opera2=1212121212121212,
1670 opera1=babababb, opera2=1212121212121212,
1680 operal=babababb, opera2=121212121212121212,
1690 operal=babababb, opera2=12121212121212121,
1700 operal=babababb, opera2=1212121212121212,
1710 operal=babababb, opera2=1212121212121212,
1720 opera1=babababb, opera2=1212121212121212,
1730 operal=babababb, opera2=1212121212121212,
1740 opera1=babababb, opera2=1212121212121212,
1750 operal=babababb, opera2=1212121212121212,
1760 opera1=babababb, opera2=1212121212121212,
1770 operal=babababb, opera2=1212121212121212,
```

```
1780 operal=babababb, opera2=121212121212121212,
1790 operal=babababb, opera2=1212121212121212,
1800 operal=babababb, opera2=1212121212121212,
1810 operal=babababb, opera2=121212121212121212,
1820 operal=babababb, opera2=121212121212121212,
1830 opera1=babababb, opera2=1212121212121212,
1840 opera1=babababb, opera2=1212121212121212,
1850 opera1=babababb, opera2=1212121212121212,
1860 operal=babababb, opera2=12121212121212121,
1870 opera1=babababb, opera2=1212121212121212,
1880 operal=babababb, opera2=121212121212121212,
1890 opera1=babababb, opera2=1212121212121212,
1900 operal=babababb, opera2=1212121212121212,
1910 operal=babababb, opera2=121212121212121212,
1920 operal=babababb, opera2=1212121212121212,
1930 operal=babababb, opera2=1212121212121212,
1940 operal=babababb, opera2=121212121212121212,
1950 operal=babababb, opera2=1212121212121212,
1960 operal=babababb, opera2=1212121212121212,
1970 operal=babababb, opera2=1212121212121212,
1980 opera1=babababb, opera2=1212121212121212,
1990 operal=babababb, opera2=1212121212121212,
2000 opera1=babababb, opera2=1212121212121212,
2010 operal=babababb, opera2=1212121212121212,
2020 opera1=babababb, opera2=1212121212121212,
2030 operal=babababb, opera2=12121212121212121,
```

```
2040 operal=babababb, opera2=121212121212121212,
2050 opera1=babababb, opera2=1212121212121212,
2060 operal=babababb, opera2=12121212121212121,
2070 operal=babababb, opera2=121212121212121212,
2080 operal=babababb, opera2=121212121212121212,
2090 opera1=babababb, opera2=1212121212121212,
2100 opera1=babababb, opera2=1212121212121212,
2110 opera1=babababb, opera2=1212121212121212,
2120 operal=babababb, opera2=12121212121212121,
2130 opera1=babababb, opera2=1212121212121212,
2140 opera1=babababb, opera2=12121212121212121,
2150 opera1=babababb, opera2=1212121212121212,
2160 opera1=babababb, opera2=1212121212121212,
2170 operal=babababb, opera2=121212121212121212,
2180 opera1=babababb, opera2=1212121212121212,
2190 operal=babababb, opera2=12121212121212121,
2200 operal=babababb, opera2=121212121212121212,
2210 operal=babababb, opera2=12121212121212121,
2220 operal=babababb, opera2=1212121212121212,
2230 opera1=babababb, opera2=1212121212121212,
2240 opera1=babababb, opera2=1212121212121212,
2250 opera1=babababb, opera2=1212121212121212,
2260 opera1=babababb, opera2=1212121212121212,
2270 operal=babababb, opera2=1212121212121212,
2280 opera1=babababb, opera2=1212121212121212,
2290 operal=babababb, opera2=12121212121212121,
```

```
2291 operal=babababb, opera2=121212121212121212,
2300 opera1=babababb, opera2=1212121212121212,
2310 opera1=babababb, opera2=1212121212121212,
2320 opera1=babababb, opera2=1212121212121212,
2330 operal=babababb, opera2=12121212121212121,
2331 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2340 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2350 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2360 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2370 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2380 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2390 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2400 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2410 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2420 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2430 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2440 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2450 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2460 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2470 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2480 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2490 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2500 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2510 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2520 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
              2530 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
```

```
2540 operal=babababb, opera2=121212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2550 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2560 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2570 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2580 operal=babababb, opera2=12121212121212121,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2590 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2600 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2610 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2620 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2630 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2640 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2650 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2660 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2670 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2680 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2690 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2700 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2710 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2720 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2730 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2740 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2750 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2760 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2770 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2780 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2790 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
```

```
2800 operal=babababb, opera2=121212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2810 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2820 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2830 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2840 operal=babababb, opera2=12121212121212121,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2850 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2860 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2870 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2880 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2890 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2900 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2910 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2920 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2930 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2940 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2950 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2960 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2970 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2980 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                2990 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3000 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3010 opera1=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3020 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3030 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3040 opera1=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
                3050 operal=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
```

```
3060 operal=babababb, opera2=121212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
          3070 opera1=babababb, opera2=1212121212121212,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
          3080 operal=babababb, opera2=1212121212121212,
start=0, clock=0, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
          3090 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
          3095 operal=babababb, opera2=12121212121212121,
start=0, clock=1, muordi=1, reset=1, valid=1, result=e4e4e4e4bd37a6f5
          3100 operal=babababb, opera2=121212121212121212,
start=0, clock=0, muordi=1, reset=1, valid=1, result=e4e4e4e4bd37a6f5
          3110 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=e4e4e4e4bd37a6f5
Warning!
     Timing violation
       $hold( posedge CP &&& D_CD_low:3110 NS, CD:3110100 PS,
0.52 : 520 PS );
       File:
/apps/toshiba/sjsu/verilog/tc240c/tsbCFD2QXL.tsbvlibp, line = 32
       Scope: test_div.M1.\cust_reg[2] .tsbCFD2QXL_1
       Time: 3110100 PS
          3111 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3111 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3120 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3130 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3140 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3150 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3160 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3170 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3180 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3190 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3200 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3210 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3220 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3230 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
```

```
3240 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3250 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3260 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3270 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3280 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3290 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3300 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3310 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3320 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3330 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3340 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3350 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3360 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3370 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3380 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3390 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3400 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3410 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3420 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3430 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3440 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3450 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3460 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3470 operal=12121212, opera2=dcdcdcdcdcdcdcddd,
3480 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3490 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
```

```
3500 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3510 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3520 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3530 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3540 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3550 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3560 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3570 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3580 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3590 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3600 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3610 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3620 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3630 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3640 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3650 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3660 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3670 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3680 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3690 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3700 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3710 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3720 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3730 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3740 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3750 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
```

```
3760 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3770 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3780 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3790 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3800 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3810 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
3820 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3830 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3840 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3850 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3851 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3860 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3870 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3880 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3890 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
3891 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3900 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3910 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3920 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3930 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3940 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3950 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3960 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3970 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3980 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
          3990 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
```

```
4000 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4010 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4020 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4030 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4040 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4050 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4060 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4070 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4080 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4090 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4100 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4110 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4120 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4130 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4140 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4150 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4160 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4170 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4180 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4190 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4200 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4210 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4220 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4230 operal=12121212, opera2=dcdcdcdcdcdcdcddd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4240 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4250 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
```

```
4260 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4270 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4280 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4290 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4300 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4310 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4320 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4330 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4340 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4350 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4360 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4370 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4380 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4390 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4400 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4410 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4420 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4430 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4440 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4450 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4460 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4470 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4480 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4490 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4500 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4510 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
```

```
4520 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4530 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4540 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4550 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4560 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4570 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4580 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4590 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4600 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4610 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4620 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4630 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4640 operal=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4650 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=1, muordi=1, reset=1, valid=1, result=f2f2f2f20e38e38d
                4660 opera1=12121212, opera2=dcdcdcdcdcdcdcdd,
start=0, clock=0, muordi=1, reset=1, valid=1, result=f2f2f2f20e38e38d
                4665 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4670 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4680 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4685 opera1=54545454, opera2=1234567812345678,
start=1, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4690 opera1=54545454, opera2=1234567812345678,
start=1, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4700 opera1=54545454, opera2=1234567812345678,
start=1, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4705 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4710 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                4711 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4720 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4730 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
```

```
4740 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4750 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4760 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4770 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4780 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4790 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4800 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4810 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4820 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4830 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4840 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4850 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4860 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4870 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4880 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4890 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4900 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4910 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4920 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4930 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4940 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4950 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4960 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4970 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4980 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                4990 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
```

```
5000 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5010 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5020 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5030 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5040 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5050 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5060 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5070 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5080 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5090 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5100 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5110 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5120 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5130 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5140 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5150 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5160 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5170 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5180 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5190 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5200 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5210 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5220 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5230 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5240 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5250 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
```

```
5260 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5270 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5280 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5290 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5300 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5310 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5320 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5330 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5340 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5350 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5360 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5370 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5380 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5390 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=0, result=f2f2f2f20e38e38d
                5391 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                5400 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                5410 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                5420 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                5430 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=f2f2f2f20e38e38d
                5431 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=4080d01006006005
                5431 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5440 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5450 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5460 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5470 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5480 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
```

```
5490 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5500 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5510 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5520 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5530 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5540 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5550 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5560 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5570 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5580 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5590 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5600 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5610 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5620 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5630 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5640 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5650 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5660 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5670 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5680 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5690 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5700 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5710 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5720 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5730 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5740 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
```

```
5750 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5760 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5770 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5780 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5790 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5800 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5810 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5820 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5830 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5840 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5850 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5860 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5870 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5880 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5890 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5900 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5910 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5920 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5930 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5940 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5950 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5960 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5970 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                5980 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
                5990 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
                6000 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
```

```
6010 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6020 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6030 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6040 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6050 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6060 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6070 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6080 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6090 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6100 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6110 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6120 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6130 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6140 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6150 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6160 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6170 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6180 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6190 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=0, valid=1, result=488cd11437437435
              6200 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=0, valid=1, result=488cd11437437435
              6205 opera1=54545454, opera2=1234567812345678,
start=0, clock=0, muordi=1, reset=1, valid=1, result=488cd11437437435
              6210 opera1=54545454, opera2=1234567812345678,
start=0, clock=1, muordi=1, reset=1, valid=1, result=488cd11437437435
              6211 opera1=54545454, opera2=1234567812345678,
6211 opera1=54545454, opera2=1234567812345678,
6220 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6230 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
```

```
6240 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6250 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6260 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6270 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6280 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6290 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6300 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6310 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6320 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6330 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6340 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6350 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6360 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6370 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6380 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6390 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6400 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6410 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6420 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6430 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6440 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6450 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6460 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6470 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6480 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6490 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
```

```
6500 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6510 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6520 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6530 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6540 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6550 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6560 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6570 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6580 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6590 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6600 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6610 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6620 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6630 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6640 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6650 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6660 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6670 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6680 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6690 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6700 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6710 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6720 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6730 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6740 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6750 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
```

```
6760 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6770 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6780 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6790 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6800 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6810 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6820 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6830 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6840 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6850 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6860 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6870 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6880 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6890 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6900 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6910 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6920 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6930 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6940 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6950 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6951 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6960 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6970 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6980 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6990 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
6991 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7000 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7010 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7020 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7030 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7040 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7050 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7060 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7070 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7080 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7090 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7100 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7110 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7120 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7130 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7140 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7150 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7160 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7170 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7180 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7190 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7200 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7210 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7220 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7230 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7240 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7250 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7260 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7270 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7280 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7290 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7300 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7310 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7320 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7330 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7340 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7350 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7360 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7370 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7380 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7390 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7400 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7410 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7420 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7430 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7440 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7450 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7460 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7470 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7480 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7490 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7500 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7510 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7520 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7530 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7540 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7550 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7560 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7570 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7580 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7590 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7600 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7610 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7620 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7630 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7640 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7650 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7660 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7670 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7680 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7690 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7700 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7710 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7720 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7730 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7740 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7750 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7760 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7770 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
7780 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7790 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7800 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7810 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7820 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7830 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7840 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7850 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7860 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7870 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7880 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7890 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7900 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7910 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7920 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7930 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7940 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7950 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7960 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7970 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7980 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                7990 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8000 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8010 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8020 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8030 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
```

```
8040 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8050 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8060 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8070 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8080 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8090 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8100 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8110 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8120 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8130 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8140 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8150 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8160 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8170 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8180 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8190 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8200 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8210 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8220 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8230 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8240 opera1=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=0, muordi=1, reset=0, valid=1, result=2a572a576309457f
                8250 operal=cbcbcbcc, opera2=ebcdebcdebdcebdd,
start=0, clock=1, muordi=1, reset=0, valid=1, result=2a572a576309457f
Simulation complete via $finish(1) at time 8260 NS + 0
./testdiv.v:86 #2000 $finish;
ncsim> exit
```

C.3 Contents of Selected Reports from Synthesis (Design Compiler)

```
For Multiplier:
```

```
Inferred memory devices in process
   in routine mul line 70 in file
      './mul.v'.
______
  Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST
______
           | Flip-flop | 3 | Y | N | Y | N | N | N
   cust_reg
______
Inferred memory devices in process
   in routine mul line 92 in file
      './mul.v'.
______
                 | Width | Bus | MB | AR | AS | SR | SS | ST
  Register Name
             Type
______
           i_reg
  operal_copy_reg | Flip-flop | 32
                     Y
                        N
                           N
          | Flip-flop | 1
                     l N
                        | N | N
    w4_reg
                             N
                                N
                                   N
                                     l N
   result req
          | Flip-flop | 64
                     | Y
                        N
                           N
                              N
                                 N
  result_copy_reg
          | Flip-flop | 64
                     l N
                        N
                           N
                              N
                                N
                                   N
  result not req
          | Flip-flop | 64
                     Y
                        N N
                              N
                                N
                                   N
   valid reg
         | Flip-flop | 1
                      N
                        N
                           l N
                             N
                                N
                                   N
           | Flip-flop | 3
                     | N | N | N | N | N
   nest_reg
______
Inferred tri-state devices in process
   in routine mul line 30 in file
      './mul.v'.
______
| Register Name | Type | Width | MB |
______
  Al | Tri-State Buffer | 1 | N |
______
```

Inferred tri-state devices in process in routine mul line 32 in file './mul.v'. _____ Type | Width | MB | Register Name A5 | Tri-State Buffer | 1 | N | Inferred tri-state devices in process in routine mul line 34 in file './mul.v'. ______ | Register Name | Type | Width | MB | _____ A7 | Tri-State Buffer | 1 | N | _____ Inferred tri-state devices in process in routine mul line 31 in file './mul.v'. _____ | Register Name | Type | Width | MB | ______ A2 | Tri-State Buffer | 1 | N | ______ Inferred tri-state devices in process in routine mul line 33 in file './mul.v'. _____ | Register Name | Type | Width | MB | A6 | Tri-State Buffer | 1 | N | _____ Inferred tri-state devices in process in routine mul line 35 in file './mul.v'. ______ | Register Name | Type | Width | MB | ______ A8 | Tri-State Buffer | 1 | N | ______ ********** Report : timing -path full -delay max -max_paths 1 Design : mul Version: C-2009.06-SP5 Date : Sun Dec 11 06:21:51 2016 ********** Operating Conditions: WCCOM25 Library: tc240c Wire Load Model Mode: top

Startpoint: w4_reg (rising edge-triggered flip-flop clocked by clock)

Endpoint: result_reg[63]

(rising edge-triggered flip-flop clocked by clock)

Path Group: clock Path Type: max

Point	Incr	Path
clock clock (rise edge)	0.00	0.00
clock network delay (propagated)	0.00	0.00
w4_reg/CP (CFD1QX2)	0.00	0.00 r
w4_reg/Q (CFD1QX2)	0.42	0.42 f
U1066/Z (CIVX2)	0.07	0.50 r
A8/Z (CTSX2)	0.27	0.77 f
M4/c_in (Add_rca64_1)	0.00	0.77 f
M4/M1/c_in (Add_rca_2)	0.00	0.77 f
M4/M1/M1/c_in (Add_rca_4_16)	0.00	0.77 f
M4/M1/M1/M1/c_in (Add_full_64)	0.00	0.77 f
M4/M1/M1/M2/b (Add_half_127)	0.00	0.77 f
M4/M1/M1/M1/M2/U3/Z (CIVX2)	0.05	0.82 r
M4/M1/M1/M1/M2/U2/Z (CNR2X1)	0.07	0.89 f
$M4/M1/M1/M2/c_out (Add_half_127)$	0.00	0.89 f
M4/M1/M1/M1/U2/Z (CND2IX1)	0.19	1.08 f
M4/M1/M1/c_out (Add_full_64)	0.00	1.08 f
$M4/M1/M1/M2/c_{in}$ (Add_full_63)	0.00	1.08 f
M4/M1/M1/M2/M2/b (Add_half_125)	0.00	1.08 f
M4/M1/M1/M2/M2/U2/Z (CAN2X1)	0.18	1.25 f
$M4/M1/M1/M2/M2/c_out (Add_half_125)$	0.00	1.25 f
M4/M1/M1/M2/U2/Z (CND2IX1)	0.19	1.44 f
M4/M1/M1/M2/c_out (Add_full_63)	0.00	1.44 f
M4/M1/M1/M3/c_in (Add_full_62)	0.00	1.44 f
M4/M1/M1/M3/M2/b (Add_half_123)	0.00	1.44 f
M4/M1/M1/M3/M2/U2/Z (CAN2X1)	0.18	
M4/M1/M1/M3/M2/c_out (Add_half_123)		
M4/M1/M1/M3/U2/Z (CND2IX1)	0.19	
M4/M1/M3/c_out (Add_full_62)	0.00	
M4/M1/M4/c_in (Add_full_61)	0.00	1.80 f
M4/M1/M1/M4/M2/b (Add_half_121)	0.00	1.80 f
M4/M1/M1/M4/M2/U2/Z (CAN2X1)	0.18	1.98 f
M4/M1/M4/M2/c_out (Add_half_121) M4/M1/M4/U2/Z (CND2IX1)	0.00 0.19	1.98 f 2.16 f
M4/M1/M1/M4/c out (Add full 61)	0.19	
M4/M1/M1/c_out (Add_rca_4_16)	0.00	
M4/M1/M2/c_in (Add_rca_4_15)	0.00	2.16 f
M4/M1/M2/C_in (Add_full_60)	0.00	2.16 f
M4/M1/M2/M1/M2/b (Add_half_119)	0.00	2.16 f
M4/M1/M2/M1/M2/U2/Z (CAN2X1)	0.18	2.34 f
M4/M1/M2/M1/M2/c_out (Add_half_119)	0.00	2.31 f
M4/M1/M2/M1/W2/Z (CND2IX1)	0.19	2.52 f
M4/M1/M2/M1/c_out (Add_full_60)	0.00	2.52 f
M4/M1/M2/M2/c_in (Add_full_59)	0.00	2.52 f
M4/M1/M2/M2/M2/b (Add_half_117)	0.00	2.52 f
M4/M1/M2/M2/M2/U2/Z (CAN2X1)	0.18	2.70 f
M4/M1/M2/M2/M2/c_out (Add_half_117)	0.00	2.70 f
M4/M1/M2/M2/U2/Z (CND2IX1)	0.19	2.88 f
M4/M1/M2/M2/c_out (Add_full_59)	0.00	2.88 f
M4/M1/M2/M3/c_in (Add_full_58)	0.00	2.88 f

M4/M1/M2/M3/M2/b (Add_half_115)	0.00	2.88 f
M4/M1/M2/M3/M2/U2/Z (CAN2X1)	0.18	3.06 f
M4/M1/M2/M3/M2/c_out (Add_half_115)	0.00	3.06 f
M4/M1/M2/M3/U2/Z (CND2IX1)	0.19	3.25 f
· · · · · · · · · · · · · · · · · · ·		
$M4/M1/M2/M3/c_out (Add_full_58)$	0.00	3.25 f
M4/M1/M2/M4/c_in (Add_full_57)	0.00	3.25 f
M4/M1/M2/M4/M2/b (Add_half_113)	0.00	3.25 f
M4/M1/M2/M4/M2/U2/Z (CAN2X1)	0.18	3.42 f
M4/M1/M2/M4/M2/c_out (Add_half_113)	0.00	
M4/M1/M2/M4/U2/Z (CND2IX1)	0.19	3.61 f
M4/M1/M2/M4/c_out (Add_full_57)	0.00	3.61 f
M4/M1/M2/c_out (Add_rca_4_15)	0.00	3.61 f
M4/M1/M3/c_in (Add_rca_4_14)	0.00	3.61 f
M4/M1/M3/M1/c_in (Add_full_56)	0.00	3.61 f
M4/M1/M3/M1/M2/b (Add_half_111)	0.00	3.61 f
M4/M1/M3/M1/M2/U2/Z (CAN2X1)	0.18	3.78 f
M4/M1/M3/M1/M2/c_out (Add_half_111)	0.00	3.78 f
M4/M1/M3/M1/U2/Z (CND2IX1)	0.19	3.97 f
M4/M1/M3/M1/c_out (Add_full_56)	0.00	3.97 f
M4/M1/M3/M2/c_in (Add_full_55)	0.00	3.97 f
M4/M1/M3/M2/M2/b (Add_half_109)	0.00	3.97 f
M4/M1/M3/M2/M2/U2/Z (CAN2X1)	0.18	4.15 f
M4/M1/M3/M2/M2/c_out (Add_half_109)	0.00	4.15 f
	0.19	4.33 f
M4/M1/M3/M2/U2/Z (CND2IX1)		
$M4/M1/M3/M2/c_out (Add_full_55)$	0.00	4.33 f
$M4/M1/M3/M3/c_in (Add_full_54)$	0.00	4.33 f
M4/M1/M3/M3/M2/b (Add_half_107)	0.00	4.33 f
M4/M1/M3/M3/M2/U2/Z (CAN2X1)	0.18	4.51 f
M4/M1/M3/M3/M2/c_out (Add_half_107)	0.00	4.51 f
M4/M1/M3/M3/U2/Z (CND2IX1)	0.19	4.69 f
· · · · · · · · · · · · · · · · · · ·		
M4/M1/M3/M3/c_out (Add_full_54)	0.00	4.69 f
M4/M1/M3/M4/c_in (Add_full_53)	0.00	4.69 f
M4/M1/M3/M4/M2/b (Add_half_105)	0.00	4.69 f
M4/M1/M3/M4/M2/U2/Z (CAN2X1)	0.18	4.87 f
M4/M1/M3/M4/M2/c_out (Add_half_105)	0.00	4.87 f
M4/M1/M3/M4/U1/Z (COR2X1)	0.26	5.13 f
M4/M1/M3/M4/c_out (Add_full_53)	0.00	
M4/M1/M3/c_out (Add_rca_4_14)	0.00	
M4/M1/M4/c_in (Add_rca_4_13)	0.00	5.13 f
M4/M1/M4/M1/c_in (Add_full_52)	0.00	5.13 f
M4/M1/M4/M1/M2/b (Add_half_103)	0.00	5.13 f
M4/M1/M4/M1/M2/U2/Z (CAN2X1)	0.18	5.31 f
M4/M1/M4/M1/M2/c_out (Add_half_103)	0.00	5.31 f
M4/M1/M4/M1/U1/Z (COR2X1)	0.26	5.57 f
M4/M1/M4/M1/c_out (Add_full_52)	0.00	5.57 f
$M4/M1/M4/M2/c_{in}$ (Add_full_51)	0.00	5.57 f
M4/M1/M4/M2/M2/b (Add_half_101)	0.00	5.57 f
M4/M1/M4/M2/M2/U2/Z (CAN2X1)	0.18	5.75 f
M4/M1/M4/M2/M2/c_out (Add_half_101)	0.00	5.75 f
	0.26	6.01 f
M4/M1/M4/M2/U1/Z (COR2X1)		
M4/M1/M4/M2/c_out (Add_full_51)	0.00	6.01 f
M4/M1/M4/M3/c_in (Add_full_50)	0.00	6.01 f
M4/M1/M4/M3/M2/b (Add_half_99)	0.00	6.01 f
M4/M1/M4/M3/M2/U2/Z (CAN2X1)	0.18	6.18 f
M4/M1/M4/M3/M2/c_out (Add_half_99)	0.00	6.18 f
M4/M1/M4/M3/U1/Z (COR2X1)	0.26	6.45 f
M4/M1/M4/M3/c_out (Add_full_50)	0.00	6.45 f

M4/M1/M4/M4/c_in (Add_full_49)	0.00	6.45 f
M4/M1/M4/M4/M2/b (Add_half_97)	0.00	6.45 f
M4/M1/M4/M4/M2/U2/Z (CAN2X1)	0.18	6.62 f
M4/M1/M4/M4/M2/c_out (Add_half_97)	0.00	6.62 f
M4/M1/M4/M4/U1/Z (COR2X1)	0.26	6.89 f
M4/M1/M4/M4/c_out (Add_full_49)	0.00	6.89 f
M4/M1/M4/c_out (Add_rca_4_13)	0.00	6.89 f
M4/M1/M5/c_in (Add_rca_4_12)	0.00	6.89 f
M4/M1/M5/M1/c_in (Add_full_48)	0.00	6.89 f
M4/M1/M5/M1/M2/b (Add_half_95)	0.00	6.89 f
M4/M1/M5/M1/M2/U2/Z (CAN2X1)	0.18	7.06 f
$M4/M1/M5/M1/M2/c_out (Add_half_95)$	0.00	7.06 f
M4/M1/M5/M1/U1/Z (COR2X1)	0.26	7.32 f
M4/M1/M5/M1/c_out (Add_full_48)	0.00	7.32 f
M4/M1/M5/M2/c_in (Add_full_47)	0.00	7.32 f
M4/M1/M5/M2/M2/b (Add_half_93)	0.00	7.32 f
M4/M1/M5/M2/M2/U2/Z (CAN2X1)	0.18	7.50 f
M4/M1/M5/M2/M2/c_out (Add_half_93)	0.00	7.50 f
M4/M1/M5/M2/U1/Z (COR2X1)	0.26	7.76 f
M4/M1/M5/M2/c_out (Add_full_47)	0.00	7.76 f
M4/M1/M5/M3/c_in (Add_full_46)	0.00	7.76 f
M4/M1/M5/M3/M2/b (Add_half_91)	0.00	7.76 f
M4/M1/M5/M3/M2/U2/Z (CAN2X1)	0.18	7.94 f
M4/M1/M5/M3/M2/c_out (Add_half_91)	0.00	7.94 f 8.20 f
M4/M1/M5/M3/U1/Z (COR2X1)	0.26 0.00	8.20 f 8.20 f
M4/M1/M5/M3/c_out (Add_full_46) M4/M1/M5/M4/c_in (Add_full_45)	0.00	8.20 f
M4/M1/M5/M4/C_IN (Add_IUII_45) M4/M1/M5/M4/M2/b (Add_half_89)	0.00	8.20 f
M4/M1/M5/M4/M2/D (Add_Hall_69) M4/M1/M5/M4/M2/U2/Z (CAN2X1)	0.00	8.38 f
M4/M1/M5/M4/M2/c_out (Add_half_89)	0.00	8.38 f
M4/M1/M5/M4/U1/Z (COR2X1)	0.26	8.64 f
M4/M1/M5/M4/c_out (Add_full_45)	0.00	8.64 f
M4/M1/M5/c_out (Add_rca_4_12)	0.00	8.64 f
M4/M1/M6/c_in (Add_rca_4_11)	0.00	8.64 f
M4/M1/M6/M1/c_in (Add_full_44)	0.00	8.64 f
M4/M1/M6/M1/M2/b (Add_half_87)	0.00	8.64 f
M4/M1/M6/M1/M2/U2/Z (CAN2X1)	0.18	8.82 f
M4/M1/M6/M1/M2/c out (Add half 87)	0.00	8.82 f
M4/M1/M6/M1/U1/Z (COR2X1)	0.26	9.08 f
M4/M1/M6/M1/c_out (Add_full_44)	0.00	9.08 f
M4/M1/M6/M2/c_in (Add_full_43)	0.00	9.08 f
M4/M1/M6/M2/M2/b (Add_half_85)	0.00	9.08 f
M4/M1/M6/M2/M2/U2/Z (CAN2X1)	0.18	9.25 f
M4/M1/M6/M2/M2/c_out (Add_half_85)	0.00	9.25 f
M4/M1/M6/M2/U1/Z (COR2X1)	0.26	9.52 f
$M4/M1/M6/M2/c_out (Add_full_43)$	0.00	9.52 f
M4/M1/M6/M3/c_in (Add_full_42)	0.00	9.52 f
M4/M1/M6/M3/M2/b (Add_half_83)	0.00	9.52 f
M4/M1/M6/M3/M2/U2/Z (CAN2X1)	0.18	9.69 f
$M4/M1/M6/M3/M2/c_out (Add_half_83)$	0.00	9.69 f
M4/M1/M6/M3/U1/Z (COR2X1)	0.26	9.96 f
M4/M1/M6/M3/c_out (Add_full_42)	0.00	9.96 f
M4/M1/M6/M4/c_in (Add_full_41)	0.00	9.96 f
M4/M1/M6/M4/M2/b (Add_half_81)	0.00	9.96 f
M4/M1/M6/M4/M2/U2/Z (CAN2X1)	0.18	10.13 f
M4/M1/M6/M4/M2/c_out (Add_half_81)	0.00	10.13 f
M4/M1/M6/M4/U1/Z (COR2X1)	0.26	10.39 f

M4/M1/M6/M4/a out /Add full 41\	0.00	10.39 f
M4/M1/M6/M4/c_out (Add_full_41)		10.39 f
M4/M1/M6/c_out (Add_rca_4_11)	0.00	
M4/M1/M7/c_in (Add_rca_4_10)	0.00	10.39 f
M4/M1/M7/M1/c_in (Add_full_40)	0.00	10.39 f
M4/M1/M7/M1/M2/b (Add_half_79)	0.00	10.39 f
M4/M1/M7/M1/M2/U2/Z (CAN2X1)	0.18	10.57 f
$M4/M1/M7/M1/M2/c_out (Add_half_79)$	0.00	10.57 f
M4/M1/M7/M1/U1/Z (COR2X1)	0.26	10.83 f
$M4/M1/M7/M1/c_out (Add_full_40)$	0.00	10.83 f
$M4/M1/M7/M2/c_{in}$ (Add_full_39)	0.00	10.83 f
M4/M1/M7/M2/M2/b (Add_half_77)	0.00	10.83 f
M4/M1/M7/M2/M2/U2/Z (CAN2X1)	0.18	11.01 f
$M4/M1/M7/M2/M2/c_out (Add_half_77)$	0.00	11.01 f
M4/M1/M7/M2/U1/Z (COR2X1)	0.26	11.27 f
M4/M1/M7/M2/c_out (Add_full_39)	0.00	11.27 f
M4/M1/M7/M3/c_in (Add_full_38)	0.00	11.27 f
M4/M1/M7/M3/M2/b (Add_half_75)	0.00	11.27 f
M4/M1/M7/M3/M2/U2/Z (CAN2X1)	0.18	11.45 f
M4/M1/M7/M3/M2/c out (Add half 75)	0.00	11.45 f
M4/M1/M7/M3/U1/Z (COR2X1)	0.26	11.71 f
M4/M1/M7/M3/c_out (Add_full_38)	0.00	11.71 f
M4/M1/M7/M4/c in (Add full 37)	0.00	11.71 f
M4/M1/M7/M4/M2/b (Add_half_73)	0.00	11.71 f
M4/M1/M7/M4/M2/U2/Z (CAN2X1)	0.18	11.89 f
M4/M1/M7/M4/M2/c_out (Add_half_73)	0.00	11.89 f
M4/M1/M7/M4/U1/Z (COR2X1)	0.26	12.15 f
M4/M1/M7/M4/c_out (Add_full_37)	0.00	12.15 f
M4/M1/M7/c_out (Add_rca_4_10)	0.00	12.15 f
M4/M1/M8/c_in (Add_rca_4_9)	0.00	12.15 f
M4/M1/M8/M1/c_in (Add_full_36)	0.00	12.15 f
M4/M1/M8/M1/M2/b (Add half 71)	0.00	12.15 f
M4/M1/M8/M1/M2/U2/Z (CAN2X1)	0.18	12.32 f
M4/M1/M8/M1/M2/c_out (Add_half_71)	0.00	12.32 f
M4/M1/M8/M1/U1/Z (COR2X1)	0.26	12.59 f
M4/M1/M8/M1/c_out (Add_full_36)	0.00	12.59 f
M4/M1/M8/M2/c_in (Add_full_35)	0.00	12.59 f
M4/M1/M8/M2/M2/b (Add_half_69)	0.00	12.59 f
M4/M1/M8/M2/M2/U2/Z (CAN2X1)	0.18	12.76 f
M4/M1/M8/M2/M2/c_out (Add_half_69)	0.00	12.76 f
M4/M1/M8/M2/U1/Z (COR2X1)	0.26	13.03 f
M4/M1/M8/M2/c_out (Add_full_35)	0.00	13.03 f
M4/M1/M8/M3/c_in (Add_full_34)	0.00	13.03 f
M4/M1/M8/M3/M2/b (Add_half_67)	0.00	13.03 f
M4/M1/M8/M3/M2/U2/Z (CAN2X1)	0.18	13.20 f
M4/M1/M8/M3/M2/c_out (Add_half_67)	0.00	13.20 f
M4/M1/M8/M3/M2/C_OUT (Add_Hall_O/) M4/M1/M8/M3/U1/Z (COR2X1)	0.26	13.46 f
M4/M1/M8/M3/c_out (Add_full_34)	0.00	13.46 f
M4/M1/M8/M3/C_out (Add_full_34) M4/M1/M8/M4/c_in (Add_full_33)	0.00	13.46 f
M4/M1/M8/M4/C_111 (Add_1d11_33) M4/M1/M8/M4/M2/b (Add_half_65)	0.00	13.46 f
M4/M1/M8/M4/M2/U2/Z (CAN2X1)	0.18	13.40 f
M4/M1/M8/M4/M2/c_out (Add_half_65)	0.00	13.64 f
M4/M1/M8/M4/M2/C_OUT (Add_Hall_05) M4/M1/M8/M4/U1/Z (COR2X1)	0.00	13.04 I 13.90 f
M4/M1/M8/M4/c_out (Add_full_33)	0.26	13.90 f
M4/M1/M8/c_out (Add_rca_4_9)	0.00	13.90 f
M4/M1/M6/C_out (Add_rca_4) M4/M1/c_out (Add_rca_2)	0.00	13.90 f
M4/M1/C_out (Add_rca_2) M4/M2/c_in (Add_rca_1)	0.00	13.90 f
M4/M2/C_IN (Add_rca_1) M4/M2/M1/c_in (Add_rca_4_8)	0.00	13.90 f
MIT/MZ/MIT/C_III (AQQ_ICa_4_8)	0.00	13.90 I

M4/M2/M1/M1/c_in (Add_full_32)	0.00	13.90 f
M4/M2/M1/M1/M2/b (Add_half_63)	0.00	13.90 f
M4/M2/M1/M1/M2/U2/Z (CAN2X1)	0.18	14.08 f
M4/M2/M1/M1/M2/c_out (Add_half_63)	0.00	14.08 f
M4/M2/M1/M1/U1/Z (COR2X1)	0.26	14.34 f
$M4/M2/M1/M1/c_out (Add_full_32)$	0.00	14.34 f
M4/M2/M1/M2/c_in (Add_full_31)	0.00	14.34 f
M4/M2/M1/M2/M2/b (Add_half_61)	0.00	14.34 f
M4/M2/M1/M2/M2/U2/Z (CAN2X1)	0.18	14.52 f
$M4/M2/M1/M2/M2/c_out (Add_half_61)$	0.00	14.52 f
M4/M2/M1/M2/U1/Z (COR2X1)	0.26	14.78 f
M4/M2/M1/M2/c_out (Add_full_31)	0.00	14.78 f
M4/M2/M1/M3/c_in (Add_full_30)	0.00	14.78 f
M4/M2/M1/M3/M2/b (Add_half_59)	0.00	14.78 f
M4/M2/M1/M3/M2/U2/Z (CAN2X1)	0.18	14.96 f
M4/M2/M1/M3/M2/c_out (Add_half_59)	0.00	14.96 f
M4/M2/M1/M3/U1/Z (COR2X1)	0.26	15.22 f
M4/M2/M1/M3/c_out (Add_full_30)	0.00	15.22 f
M4/M2/M1/M4/c_in (Add_full_29)	0.00	15.22 f
M4/M2/M1/M4/M2/b (Add_half_57)	0.00	15.22 f
M4/M2/M1/M4/M2/U2/Z (CAN2X1)	0.18	15.39 f
M4/M2/M1/M4/M2/c_out (Add_half_57)	0.00	15.39 f
M4/M2/M1/M4/U1/Z (COR2X1)	0.26	15.66 f
$M4/M2/M1/M4/c_out (Add_full_29)$	0.00	15.66 f
M4/M2/M1/c_out (Add_rca_4_8)	0.00	15.66 f
M4/M2/M2/c_in (Add_rca_4_7)	0.00	15.66 f
M4/M2/M2/M1/c_in (Add_full_28)	0.00	15.66 f
M4/M2/M2/M1/M2/b (Add_half_55)	0.00	15.66 f
M4/M2/M2/M1/M2/U2/Z (CAN2X1)	0.18	15.83 f
M4/M2/M2/M1/M2/c_out (Add_half_55)	0.00	15.83 f
M4/M2/M2/M1/U1/Z (COR2X1)	0.26	16.10 f
M4/M2/M2/M1/c_out (Add_full_28)	0.00	16.10 f
M4/M2/M2/M2/c_in (Add_full_27)	0.00	16.10 f
$M4/M2/M2/M2/b$ (Add_half_53)	0.00	16.10 f
M4/M2/M2/M2/M2/U2/Z (CAN2X1)	0.18	16.27 f
M4/M2/M2/M2/C_out (Add_half_53)	0.00	16.27 f
M4/M2/M2/M2/U1/Z (COR2X1)	0.26	
$M4/M2/M2/M2/c_out (Add_full_27)$	0.00	
$M4/M2/M2/M3/c_{in}$ (Add_full_26)	0.00	16.53 f
M4/M2/M2/M3/M2/b (Add_half_51)	0.00	16.53 f
M4/M2/M2/M3/M2/U2/Z (CAN2X1)	0.18	16.71 f
M4/M2/M2/M3/M2/c_out (Add_half_51)	0.00	16.71 f
M4/M2/M2/M3/U1/Z (COR2X1)	0.26	16.97 f
$M4/M2/M2/M3/c_out (Add_full_26)$	0.00	16.97 f
M4/M2/M2/M4/c_in (Add_full_25)	0.00	16.97 f
M4/M2/M2/M4/M2/b (Add_half_49)	0.00	16.97 f
M4/M2/M2/M4/M2/U2/Z (CAN2X1)	0.18	17.15 f
M4/M2/M2/M4/M2/c_out (Add_half_49)	0.00	17.15 f
M4/M2/M2/M4/U1/Z (COR2X1)	0.26	17.41 f
$M4/M2/M2/M4/c_out (Add_full_25)$	0.00	17.41 f
M4/M2/M2/c_out (Add_rca_4_7)	0.00	17.41 f
M4/M2/M3/c_in (Add_rca_4_6)	0.00	17.41 f
M4/M2/M3/M1/c_in (Add_full_24)	0.00	17.41 f
M4/M2/M3/M1/M2/b (Add_half_47)	0.00	17.41 f
M4/M2/M3/M1/M2/U2/Z (CAN2X1)	0.18	17.59 f
M4/M2/M3/M1/M2/c_out (Add_half_47)	0.00	17.59 f
M4/M2/M3/M1/U1/Z (COR2X1)	0.26	17.85 f
PIT, PIZ, PIS, PIT, OT, A (CONZAT)	0.20	11.00 I

$M4/M2/M3/M1/c_out (Add_full_24)$	0.00	17.85 f
M4/M2/M3/M2/c_in (Add_full_23)	0.00	17.85 f
M4/M2/M3/M2/b (Add half 45)	0.00	17.85 f
M4/M2/M3/M2/M2/U2/Z (CAN2X1)	0.18	18.03 f
$M4/M2/M3/M2/M2/c_out (Add_half_45)$	0.00	18.03 f
M4/M2/M3/M2/U1/Z (COR2X1)	0.26	18.29 f
M4/M2/M3/M2/c_out (Add_full_23)	0.00	18.29 f
M4/M2/M3/M3/c_in (Add_full_22)	0.00	18.29 f
M4/M2/M3/M3/M2/b (Add_half_43)	0.00	18.29 f
M4/M2/M3/M3/M2/U2/Z (CAN2X1)	0.18	18.46 f
M4/M2/M3/M3/M2/c_out (Add_half_43)	0.00	18.46 f
M4/M2/M3/M3/U1/Z (COR2X1)	0.26	18.73 f
M4/M2/M3/M3/c out (Add full 22)	0.00	18.73 f
M4/M2/M3/M4/c_in (Add_full_21)	0.00	18.73 f
$M4/M2/M3/M4/M2/b$ (Add_half_41)	0.00	18.73 f
M4/M2/M3/M4/M2/U2/Z (CAN2X1)	0.18	18.90 f
M4/M2/M3/M4/M2/c out (Add half 41)	0.00	18.90 f
M4/M2/M3/M4/U1/Z (COR2X1)	0.26	19.17 f
M4/M2/M3/M4/c_out (Add_full_21)	0.00	19.17 f
M4/M2/M3/c_out (Add_rca_4_6)	0.00	19.17 f
M4/M2/M4/c_in (Add_rca_4_5)	0.00	19.17 f
M4/M2/M4/M1/c in (Add full 20)	0.00	19.17 f
M4/M2/M4/M1/M2/b (Add half 39)	0.00	19.17 f
M4/M2/M4/M1/M2/U2/Z (CAN2X1)	0.18	19.34 f
$M4/M2/M4/M1/M2/c_out (Add_half_39)$	0.00	19.34 f
M4/M2/M4/M1/U1/Z (COR2X1)	0.26	19.60 f
M4/M2/M4/M1/c_out (Add_full_20)	0.00	19.60 f
M4/M2/M4/M2/c_in (Add_full_19)	0.00	19.60 f
M4/M2/M4/M2/M2/b (Add_half_37)	0.00	19.60 f
M4/M2/M4/M2/W2/Z (CAN2X1)	0.18	19.78 f
M4/M2/M4/M2/M2/c_out (Add_half_37)	0.00	19.78 f
M4/M2/M4/M2/U1/Z (COR2X1)	0.26	20.04 f
M4/M2/M4/M2/c_out (Add_full_19)	0.00	20.04 f
M4/M2/M4/M3/c_in (Add_full_18)	0.00	20.04 f
M4/M2/M4/M3/M2/b (Add half 35)	0.00	20.04 f
M4/M2/M4/M3/M2/U2/Z (CAN2X1)	0.18	20.22 f
M4/M2/M4/M3/M2/c_out (Add_half_35)	0.00	20.22 f
M4/M2/M4/M3/U1/Z (COR2X1)	0.26	20.48 f
$M4/M2/M4/M3/c_out (Add_full_18)$	0.00	20.48 f
M4/M2/M4/M4/c_in (Add_full_17)	0.00	20.48 f
M4/M2/M4/M4/M2/b (Add_half_33)	0.00	20.48 f
M4/M2/M4/M4/M2/U2/Z (CAN2X1)	0.18	20.66 f
M4/M2/M4/M4/M2/c_out (Add_half_33)	0.00	20.66 f
M4/M2/M4/M4/U1/Z (COR2X1)	0.26	20.92 f
$M4/M2/M4/M4/c_out (Add_full_17)$	0.00	20.92 f
M4/M2/M4/c_out (Add_rca_4_5)	0.00	20.92 f
M4/M2/M5/c_in (Add_rca_4_4)	0.00	20.92 f
M4/M2/M5/M1/c_in (Add_full_16)	0.00	20.92 f
M4/M2/M5/M1/M2/b (Add_half_31)	0.00	20.92 f
M4/M2/M5/M1/M2/U2/Z (CAN2X1)	0.18	21.10 f
$M4/M2/M5/M1/M2/c_out (Add_half_31)$	0.00	21.10 f
M4/M2/M5/M1/U1/Z (COR2X1)	0.26	21.36 f
M4/M2/M5/M1/c_out (Add_full_16)	0.00	21.36 f
M4/M2/M5/M2/c_in (Add_full_15)	0.00	21.36 f
M4/M2/M5/M2/C_III (Add_IuII_I5) M4/M2/M5/M2/M2/b (Add_half_29)		
	0.00	21.36 f
M4/M2/M5/M2/M2/U2/Z (CAN2X1)	0.18	21.53 f
M4/M2/M5/M2/M2/c_out (Add_half_29)	0.00	21.53 f

M4/M2/M5/M2/U1/Z (COR2X1)	0.26	21.80 f
M4/M2/M5/M2/c_out (Add_full_15)	0.00	21.80 f
M4/M2/M5/M3/c_in (Add_full_14)	0.00	21.80 f
M4/M2/M5/M3/M2/b (Add_half_27)	0.00	21.80 f
M4/M2/M5/M3/M2/U2/Z (CAN2X1)	0.18	21.97 f
M4/M2/M5/M3/M2/c_out (Add_half_27)	0.00	21.97 f
M4/M2/M5/M3/U1/Z (COR2X1)	0.26	22.24 f
$M4/M2/M5/M3/c_out (Add_full_14)$	0.00	22.24 f
M4/M2/M5/M4/c_in (Add_full_13)	0.00	22.24 f
M4/M2/M5/M4/M2/b (Add_half_25)	0.00	22.24 f
M4/M2/M5/M4/M2/U2/Z (CAN2X1)	0.18	22.41 f
$M4/M2/M5/M4/M2/c_out (Add_half_25)$	0.00	22.41 f
M4/M2/M5/M4/U1/Z (COR2X1)	0.26	22.68 f
M4/M2/M5/M4/c_out (Add_full_13)	0.00	22.68 f
M4/M2/M5/c_out (Add_rca_4_4)	0.00	22.68 f
M4/M2/M6/c_in (Add_rca_4_3)	0.00	22.68 f
M4/M2/M6/M1/c_in (Add_full_12)	0.00	22.68 f
M4/M2/M6/M1/M2/b (Add_half_23)	0.00	22.68 f
M4/M2/M6/M1/M2/U2/Z (CAN2X1)	0.18	22.85 f
M4/M2/M6/M1/M2/c_out (Add_half_23)	0.00	22.85 f
M4/M2/M6/M1/U2/Z (CND2IX1)	0.19	23.04 f
M4/M2/M6/M1/c_out (Add_full_12)	0.00	23.04 f
M4/M2/M6/M2/c_in (Add_full_11)	0.00	23.04 f
M4/M2/M6/M2/M2/b (Add half 21)	0.00	23.04 f
M4/M2/M6/M2/M2/U2/Z (CAN2X1)	0.18	23.21 f
$M4/M2/M6/M2/M2/c_out (Add_half_21)$	0.00	23.21 f
M4/M2/M6/M2/U1/Z (COR2X1)	0.26	23.48 f
M4/M2/M6/M2/c_out (Add_full_11)	0.00	23.48 f
M4/M2/M6/M3/c_in (Add_full_10)	0.00	23.48 f
M4/M2/M6/M3/M2/b (Add_half_19)	0.00	23.48 f
M4/M2/M6/M3/M2/U2/Z (CAN2X1)	0.18	23.65 f
M4/M2/M6/M3/M2/c_out (Add_half_19)	0.00	23.65 f
M4/M2/M6/M3/U2/Z (CND2IX1)	0.19	23.84 f
M4/M2/M6/M3/c_out (Add_full_10)	0.00	23.84 f
M4/M2/M6/M4/c_in (Add_full_9)	0.00	23.84 f
M4/M2/M6/M4/M2/b (Add_half_17)	0.00	23.84 f
M4/M2/M6/M4/M2/U2/Z (CAN2X1)	0.18	24.01 f
M4/M2/M6/M4/M2/c out (Add half 17)	0.00	24.01 f
M4/M2/M6/M4/U2/Z (CND2IX1)	0.19	24.20 f
$M4/M2/M6/M4/c_out (Add_full_9)$	0.00	24.20 f
M4/M2/M6/c_out (Add_rca_4_3)	0.00	24.20 f
M4/M2/M7/c_in (Add_rca_4_2)	0.00	24.20 f
M4/M2/M7/M1/c_in (Add_full_8)	0.00	24.20 f
M4/M2/M7/M1/M2/b (Add_half_15)	0.00	24.20 f
M4/M2/M7/M1/M2/U2/Z (CAN2X1)	0.18	24.37 f
M4/M2/M7/M1/M2/c_out (Add_half_15)	0.00	24.37 f
M4/M2/M7/M1/U2/Z (CND2IX1)	0.19	24.56 f
M4/M2/M7/M1/c_out (Add_full_8)	0.00	24.56 f
M4/M2/M7/M2/c_in (Add_full_7)	0.00	24.56 f
M4/M2/M7/M2/M2/b (Add_half_13)	0.00	24.56 f
M4/M2/M7/M2/M2/U2/Z (CAN2X1)	0.18	24.74 f
M4/M2/M7/M2/M2/c_out (Add_half_13)	0.00	24.74 f
M4/M2/M7/M2/U2/Z (CND2IX1)	0.19	24.92 f
$M4/M2/M7/M2/c_out (Add_full_7)$	0.00	24.92 f
M4/M2/M7/M3/c_in (Add_full_6)	0.00	24.92 f
M4/M2/M7/M3/M2/b (Add_half_11)	0.00	24.92 f
M4/M2/M7/M3/M2/U2/Z (CAN2X1)	0.18	25.10 f
PII/PIZ/PI//PIS/PIZ/UZ/A (CANZAI)	0.10	23.1U I

$M4/M2/M7/M3/M2/c_out (Add_half_11)$	0.00	25.10 f
M4/M2/M7/M3/U2/Z (CND2IX1)	0.19	25.28 f
$M4/M2/M7/M3/c_out (Add_full_6)$	0.00	25.28 f
M4/M2/M7/M4/c_in (Add_full_5)	0.00	25.28 f
M4/M2/M7/M4/M2/b (Add_half_9)	0.00	25.28 f
M4/M2/M7/M4/M2/U2/Z (CAN2X1)	0.18	25.46 f
M4/M2/M7/M4/M2/c_out (Add_half_9)	0.00	25.46 f
M4/M2/M7/M4/U1/Z (COR2X1)	0.26	25.72 f
M4/M2/M7/M4/c_out (Add_full_5)	0.00	25.72 f
M4/M2/M7/c_out (Add_rca_4_2)	0.00	25.72 f
M4/M2/M8/c_in (Add_rca_4_1)	0.00	25.72 f
M4/M2/M8/M1/c_in (Add_full_4)	0.00	25.72 f
M4/M2/M8/M1/M2/b (Add_half_7)	0.00	25.72 f
M4/M2/M8/M1/M2/U6/Z (CAN2X1)	0.18	25.89 f
M4/M2/M8/M1/M2/c_out (Add_half_7)	0.00	25.89 f
	0.00	26.10 f
M4/M2/M8/M1/U2/Z (CND2IX1)		
M4/M2/M8/M1/c_out (Add_full_4)	0.00	26.10 f
M4/M2/M8/M2/c_in (Add_full_3)	0.00	26.10 f
M4/M2/M8/M2/M2/b (Add_half_5)	0.00	26.10 f
M4/M2/M8/M2/M2/U2/Z (CAN2X1)	0.18	26.28 f
$M4/M2/M8/M2/M2/c_out (Add_half_5)$	0.00	26.28 f
M4/M2/M8/M2/U1/Z (COR2X1)	0.26	26.54 f
$M4/M2/M8/M2/c_out (Add_full_3)$	0.00	26.54 f
M4/M2/M8/M3/c_in (Add_full_2)	0.00	26.54 f
$M4/M2/M8/M3/M2/b$ (Add_half_3)	0.00	26.54 f
M4/M2/M8/M3/M2/U5/Z (CAN2X1)	0.18	26.72 f
M4/M2/M8/M3/M2/c_out (Add_half_3)	0.00	26.72 f
M4/M2/M8/M3/U1/Z (CND2IX1)	0.21	26.93 f
M4/M2/M8/M3/c_out (Add_full_2)	0.00	26.93 f
M4/M2/M8/M4/c_in (Add_full_1)	0.00	26.93 f
M4/M2/M8/M4/M2/b (Add_half_1)	0.00	26.93 f
M4/M2/M8/M4/M2/U1/Z (CND2X1)	0.08	27.01 r
M4/M2/M8/M4/M2/U3/Z (CND2X1)	0.11	27.12 f
M4/M2/M8/M4/M2/sum (Add_half_1)	0.00	27.12 f
M4/M2/M8/M4/sum (Add full 1)	0.00	27.12 f
M4/M2/M8/sum[3] (Add_rca_4_1)	0.00	27.12 f
M4/M2/sum[31] (Add_rca_1)	0.00	27.12 f
M4/sum[63] (Add_rca64_1)	0.00	27.12 f
U1471/Z (CND2IX1)	0.07	27.12 r
U1472/Z (CND2IXI)	0.08	27.13 f
result_reg[63]/D (CFD1QXL)	0.00	27.28 f
data arrival time	0.00	
data arrival time		27.28
	20.00	20.00
clock clock (rise edge)	28.00	28.00
clock network delay (propagated)	0.00	28.00
clock uncertainty	-0.25	27.75
result_reg[63]/CP (CFD1QXL)	0.00	27.75 r
library setup time	-0.46	27.29
data required time		27.29
data required time		27.29
data arrival time		-27.28
uata affivat time		-41.48
slack (MET)		0.01
************	* *	0.01

Report : area Design : mul

```
Version: C-2009.06-SP5
Date : Sun Dec 11 06:21:51 2016
Library(s) Used:
    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db WCCOM25)
Number of ports:
                            165
Number of nets:
                           1545
                          1247
Number of cells:
Number of references:
                            54
Combinational area: 3346.500000
Noncombinational area: 947.500000
Net Interconnect area: undefined (No wire load specified)
Total cell area: 4294.000000
Total area:
                         undefined
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25'
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25'
Warning: Main library 'tc240c' does not specify the following unit required
for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay
simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
**********
Report : power
       -analysis_effort low
Design : mul
Version: C-2009.06-SP5
Date : Sun Dec 11 06:21:52 2016
Library(s) Used:
    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25)
Operating Conditions: WCCOM25 Library: tc240c
Wire Load Model Mode: top
Global Operating Voltage = 2.3
Power-specific unit information :
   Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW (derived from V,C,T units)
   Leakage Power Units = Unitless
  Cell Internal Power = 1.6938 mW (90%)
 Net Switching Power = 187.4021 uW (10%)
Total Dynamic Power = 1.8812 mW (100%)
Cell Leakage Power = 0.0000
```

For Divider:

```
Inferred memory devices in process
   in routine div line 76 in file
       './div.v'.
______
  Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST
______
==
    cust_reg | Flip-flop | 3 | Y | N | Y | N | N | N
______
==
Inferred memory devices in process
   in routine div line 98 in file
      './div.v'.
______
  Register Name
               Type
                   | Width | Bus | MB | AR | AS | SR | SS | ST
______
==
  operal_copy_reg | Flip-flop | 32 | Y | N | N | N | N | N
    w4_reg
           | Flip-flop | 1 | N
                           | N | N | N
                                    N
                                       N
   result_reg | Flip-flop | 64
                       | Y
                           N
                              N
                                 N
                                    N
                                       N
     i reg
            | Flip-flop | 32
                       | Y | N | N
                                 N
                                    N
                                       l N
                                         l N
            | Flip-flop | 64
                       | Y | N | N
  result not req
                                 N
                                    N
                                       N
  result_copy_reg | Flip-flop | 32
                       | Y | N | N
                                 N
                                    N
                                       N
  result_copy_reg | Flip-flop | 32
                       l N
                           N
                              N
                                 N
                                    N
                                       N
         | Flip-flop | 1
                       N
                           N
                              N
    OPE req
                                 N
                                    N
                                       N
 operal_copydiv_reg | Flip-flop | 32
                       Y
                           | N | N
                                 N
                                    N
                                       N
                                         N
    valid_reg
            | Flip-flop | 1
                        N
                           N
                              N
            | Flip-flop | 3
                       | N | N | N | N | N
   nest_reg
______
Inferred tri-state devices in process
   in routine div line 32 in file
       './div.v'.
_____
| Register Name | Type | Width | MB |
_____
```

A1	Tri-State Buffer	1 N	
in routine	te devices in proces div line 33 in file iv.v'.	e	
Register Name	Type	Width MB	
A2	Tri-State Buffer ===========	1 N	
in routine	te devices in proces div line 37 in file iv.v'.		
Register Name	Туре	Width MB	
A4	Tri-State Buffer	1 N	
in routine './d:	te devices in proces div line 35 in file iv.v'.	=========	
Register Name	Type =============	Width	
•	Tri-State Buffer ===========		
in routine	te devices in proces div line 39 in file iv.v'.		
Register Name	Type	Width MB	
A8	Tri-State Buffer	1 N	
<pre>Inferred tri-state devices in process in routine div line 34 in file './div.v'.</pre>			
Register Name	Type	Width MB	
A5	Tri-State Buffer	1 N	
in routine	te devices in proces div line 36 in file iv.v'.	е	
Register Name	======================================	Width MB	
A3	Tri-State Buffer	1 N	

Inferred tri-state devices in process
 in routine div line 38 in file
 './div.v'.

Register Name	 Type	Width MB
A7	Tri-State Buffer	1 N

Report : timing

-path full
-delay max
-max_paths 1

Design : div

Version: C-2009.06-SP5

Date : Sun Dec 11 05:36:55 2016

Operating Conditions: WCCOM25 Library: tc240c

Wire Load Model Mode: top

Startpoint: opera2[63] (input port)

Endpoint: result_copy_reg[63]

(rising edge-triggered flip-flop clocked by clock)

Path Group: clock Path Type: max

Point	Incr	Path
clock (input port clock) (rise edge)	0.00	0.00
input external delay	0.00	0.00 r
opera2[63] (in)	0.00	0.00 r
U898/Z0 (CIVDX1)	0.06	0.06 f
U974/Z (CND2X1)	0.08	0.14 r
U899/Z (CND2X1)	0.14	0.28 f
M2/a[0] (Add_rca64_0)	0.00	0.28 f
M2/M1/a[0] (Add_rca_4)	0.00	0.28 f
M2/M1/M1/a[0] (Add_rca_4_32)	0.00	0.28 f
M2/M1/M1/M1/a (Add_full_128)	0.00	0.28 f
M2/M1/M1/M1/a (Add_half_256)	0.00	0.28 f
M2/M1/M1/M1/U3/Z (CENX1)	0.22	0.50 f
M2/M1/M1/M1/sum (Add_half_256)	0.00	0.50 f
M2/M1/M1/M2/a (Add_half_255)	0.00	0.50 f
M2/M1/M1/M1/M2/U2/Z (CAN2X1)	0.17	0.67 f
M2/M1/M1/M1/M2/c_out (Add_half_255)	0.00	0.67 f
M2/M1/M1/U1/Z (COR2X1)	0.26	0.93 f
$M2/M1/M1/c_out (Add_full_128)$	0.00	0.93 f
M2/M1/M1/M2/c_in (Add_full_127)	0.00	0.93 f
M2/M1/M1/M2/M2/b (Add_half_253)	0.00	0.93 f
M2/M1/M1/M2/M2/U2/Z (CAN2X1)	0.18	1.10 f
M2/M1/M1/M2/M2/c_out (Add_half_253)	0.00	1.10 f
M2/M1/M1/M2/U1/Z (COR2X1)	0.26	1.37 f
M2/M1/M1/M2/c_out (Add_full_127)	0.00	1.37 f
M2/M1/M1/M3/c_in (Add_full_126)	0.00	1.37 f
M2/M1/M1/M3/M2/b (Add_half_251)	0.00	1.37 f
M2/M1/M1/M3/M2/U2/Z (CAN2X1)	0.18	1.54 f

$M2/M1/M1/M3/M2/c_out (Add_half_251)$	0.00	1.54 f
M2/M1/M1/M3/U1/Z (COR2X1)	0.26	1.81 f
M2/M1/M1/M3/c_out (Add_full_126)	0.00	1.81 f
		1.81 f
M2/M1/M1/M4/c_in (Add_full_125)	0.00	
M2/M1/M1/M4/M2/b (Add_half_249)	0.00	1.81 f
M2/M1/M1/M4/M2/U2/Z (CAN2X1)	0.18	1.98 f
M2/M1/M1/M4/M2/c_out (Add_half_249)	0.00	1.98 f
M2/M1/M1/M4/U1/Z (COR2X1)	0.26	2.24 f
M2/M1/M1/M4/c_out (Add_full_125)	0.00	2.24 f
M2/M1/M1/c_out (Add_rca_4_32)	0.00	2.24 f
M2/M1/M2/c_in (Add_rca_4_31)	0.00	2.24 f
M2/M1/M2/M1/c_in (Add_full_124)	0.00	2.24 f
M2/M1/M2/M1/M2/b (Add half 247)	0.00	2.24 f
· · · · · · · · · · · · · · · · · · ·		
M2/M1/M2/M1/M2/U2/Z (CAN2X1)	0.18	2.42 f
$M2/M1/M2/M1/M2/c_out (Add_half_247)$	0.00	2.42 f
M2/M1/M2/M1/U1/Z (COR2X1)	0.26	2.68 f
M2/M1/M2/M1/c_out (Add_full_124)	0.00	2.68 f
M2/M1/M2/M2/c_in (Add_full_123)	0.00	2.68 f
M2/M1/M2/M2/M2/b (Add_half_245)	0.00	2.68 f
M2/M1/M2/M2/M2/U2/Z (CAN2X1)	0.18	2.86 f
M2/M1/M2/M2/M2/c_out (Add_half_245)	0.00	2.86 f
M2/M1/M2/M2/U1/Z (COR2X1)	0.26	3.12 f
M2/M1/M2/M2/c_out (Add_full_123)	0.00	3.12 f
M2/M1/M2/M3/c_in (Add_full_122)	0.00	3.12 f
M2/M1/M2/M3/M2/b (Add_half_243)	0.00	3.12 f
M2/M1/M2/M3/M2/U2/Z (CAN2X1)	0.18	3.30 f
M2/M1/M2/M3/M2/c_out (Add_half_243)	0.00	3.30 f
M2/M1/M2/M3/U1/Z (COR2X1)	0.26	3.56 f
		3.56 f
M2/M1/M2/M3/c_out (Add_full_122)	0.00	
M2/M1/M2/M4/c_in (Add_full_121)	0.00	3.56 f
M2/M1/M2/M4/M2/b (Add_half_241)	0.00	3.56 f
M2/M1/M2/M4/M2/U2/Z (CAN2X1)	0.18	3.74 f
M2/M1/M2/M4/M2/c_out (Add_half_241)	0.00	3.74 f
M2/M1/M2/M4/U1/Z (COR2X1)	0.26	4.00 f
M2/M1/M2/M4/c_out (Add_full_121)	0.00	4.00 f
M2/M1/M2/c_out (Add_rca_4_31)	0.00	4.00 f
M2/M1/M3/c_in (Add_rca_4_30)	0.00	4.00 f
M2/M1/M3/M1/c_in (Add_full_120)	0.00	4.00 f
M2/M1/M3/M1/M2/b (Add_half_239)	0.00	4.00 f
M2/M1/M3/M1/M2/U2/Z (CAN2X1)	0.18	4.17 f
M2/M1/M3/M1/M2/c_out (Add_half_239)	0.00	4.17 f
M2/M1/M3/M1/U1/Z (COR2X1)	0.26	4.44 f
$M2/M1/M3/M1/c_out (Add_full_120)$	0.00	4.44 f
M2/M1/M3/M2/c_in (Add_full_119)	0.00	4.44 f
M2/M1/M3/M2/M2/b (Add_half_237)	0.00	4.44 f
M2/M1/M3/M2/M2/U2/Z (CAN2X1)	0.18	4.61 f
M2/M1/M3/M2/M2/c_out (Add_half_237)	0.00	4.61 f
M2/M1/M3/M2/U1/Z (COR2X1)	0.26	4.88 f
$M2/M1/M3/M2/c_out (Add_full_119)$	0.00	4.88 f
M2/M1/M3/M3/c_in (Add_full_118)	0.00	4.88 f
M2/M1/M3/M3/M2/b (Add_half_235)	0.00	4.88 f
M2/M1/M3/M3/M2/U2/Z (CAN2X1)	0.18	5.05 f
M2/M1/M3/M3/M2/c_out (Add_half_235)	0.00	5.05 f
M2/M1/M3/M3/U1/Z (COR2X1)	0.26	5.31 f
M2/M1/M3/M3/c_out (Add_full_118)	0.00	5.31 f
M2/M1/M3/M4/c_in (Add_full_117)	0.00	5.31 f
M2/M1/M3/M4/M2/b (Add_half_233)	0.00	5.31 f

M2/M1/M3/M4/M2/U2/Z (CAN2X1)	0.18	5.49 f
M2/M1/M3/M4/M2/c_out (Add_half_233)	0.00	5.49 f
M2/M1/M3/M4/U1/Z (COR2X1)	0.26	5.75 f
· · · · · · · · · · · · · · · · · · ·		
M2/M1/M3/M4/c_out (Add_full_117)	0.00	5.75 f
M2/M1/M3/c_out (Add_rca_4_30)	0.00	5.75 f
M2/M1/M4/c_in (Add_rca_4_29)	0.00	5.75 f
M2/M1/M4/M1/c_in (Add_full_116)	0.00	5.75 f
M2/M1/M4/M1/M2/b (Add_half_231)	0.00	5.75 f
M2/M1/M4/M1/M2/U2/Z (CAN2X1)	0.18	5.93 f
M2/M1/M4/M1/M2/c_out (Add_half_231)	0.00	5.93 f
M2/M1/M4/M1/U1/Z (COR2X1)	0.26	6.19 f
$M2/M1/M4/M1/c_out (Add_full_116)$	0.00	6.19 f
M2/M1/M4/M2/c_in (Add_full_115)	0.00	6.19 f
M2/M1/M4/M2/M2/b (Add_half_229)	0.00	6.19 f
M2/M1/M4/M2/M2/U2/Z (CAN2X1)	0.18	6.37 f
· · · · · · · · · · · · · · · · · · ·		
M2/M1/M4/M2/M2/c_out (Add_half_229)	0.00	6.37 f
M2/M1/M4/M2/U1/Z (COR2X1)	0.26	6.63 f
M2/M1/M4/M2/c_out (Add_full_115)	0.00	6.63 f
M2/M1/M4/M3/c_in (Add_full_114)	0.00	6.63 f
M2/M1/M4/M3/M2/b (Add half 227)	0.00	6.63 f
M2/M1/M4/M3/M2/U2/Z (CAN2X1)	0.18	6.81 f
M2/M1/M4/M3/M2/c_out (Add_half_227)	0.00	6.81 f
M2/M1/M4/M3/U1/Z (COR2X1)	0.26	7.07 f
M2/M1/M4/M3/c_out (Add_full_114)	0.00	7.07 f
M2/M1/M4/M4/c_in (Add_full_113)	0.00	7.07 f
M2/M1/M4/M4/M2/b (Add_half_225)	0.00	7.07 f
M2/M1/M4/M4/M2/U2/Z (CAN2X1)	0.18	7.24 f
M2/M1/M4/M4/M2/c_out (Add_half_225)	0.00	7.24 f
M2/M1/M4/M4/U1/Z (COR2X1)	0.26	7.51 f
· · · · · · · · · · · · · · · · · · ·		
M2/M1/M4/M4/c_out (Add_full_113)	0.00	7.51 f
M2/M1/M4/c_out (Add_rca_4_29)	0.00	7.51 f
M2/M1/M5/c_in (Add_rca_4_28)	0.00	7.51 f
M2/M1/M5/M1/c_in (Add_full_112)	0.00	7.51 f
M2/M1/M5/M1/M2/b (Add_half_223)	0.00	7.51 f
M2/M1/M5/M1/M2/U2/Z (CAN2X1)	0.18	7.68 f
$M2/M1/M5/M1/M2/c_out (Add_half_223)$	0.00	7.68 f
M2/M1/M5/M1/U1/Z (COR2X1)	0.26	7.95 f
M2/M1/M5/M1/c_out (Add_full_112)	0.00	7.95 f
M2/M1/M5/M2/c_in (Add_full_111)	0.00	7.95 f
M2/M1/M5/M2/M2/b (Add_half_221)	0.00	7.95 f
M2/M1/M5/M2/M2/U2/Z (CAN2X1)	0.18	8.12 f
M2/M1/M5/M2/M2/c_out (Add_half_221)	0.00	8.12 f
M2/M1/M5/M2/U1/Z (COR2X1)	0.26	8.38 f
M2/M1/M5/M2/c_out (Add_full_111)	0.00	8.38 f
M2/M1/M5/M3/c_in (Add_full_110)	0.00	8.38 f
M2/M1/M5/M3/M2/b (Add_half_219)	0.00	8.38 f
M2/M1/M5/M3/M2/U2/Z (CAN2X1)	0.18	8.56 f
· · · · · · · · · · · · · · · · · · ·		8.56 f
M2/M1/M5/M3/M2/c_out (Add_half_219)	0.00	
M2/M1/M5/M3/U1/Z (COR2X1)	0.26	8.82 f
$M2/M1/M5/M3/c_out (Add_full_110)$	0.00	8.82 f
M2/M1/M5/M4/c_in (Add_full_109)	0.00	8.82 f
M2/M1/M5/M4/M2/b (Add_half_217)	0.00	8.82 f
M2/M1/M5/M4/M2/U2/Z (CAN2X1)	0.18	9.00 f
M2/M1/M5/M4/M2/c_out (Add_half_217)	0.00	9.00 f
M2/M1/M5/M4/U1/Z (COR2X1)	0.26	9.26 f
M2/M1/M5/M4/c_out (Add_full_109)	0.00	9.26 f
M2/M1/M5/c_out (Add_rca_4_28)	0.00	9.26 f
12, 11, 115, C_Out (AUU_1 Cd_1_20)	0.00	J. △U L

M2/M1/M6/c_in (Add_rca_4_27)	0.00	9.26 f
M2/M1/M6/M1/c_in (Add_full_108)	0.00	9.26 f
M2/M1/M6/M1/M2/b (Add_half_215)	0.00	9.26 f
M2/M1/M6/M1/M2/U2/Z (CAN2X1)	0.18	9.44 f
M2/M1/M6/M1/M2/c_out (Add_half_215)	0.00	9.44 f
M2/M1/M6/M1/U1/Z (COR2X1)	0.26	9.70 f
M2/M1/M6/M1/c_out (Add_full_108)	0.00	9.70 f
M2/M1/M6/M2/c_in (Add_full_107)	0.00	9.70 f
M2/M1/M6/M2/M2/b (Add_half_213)	0.00	9.70 f
M2/M1/M6/M2/M2/U2/Z (CAN2X1)	0.18	9.88 f
M2/M1/M6/M2/M2/c out (Add half 213)	0.00	9.88 f
M2/M1/M6/M2/U1/Z (COR2X1)	0.26	10.14 f
M2/M1/M6/M2/c out (Add full 107)	0.00	10.14 f
	0.00	10.11 f
M2/M1/M6/M3/c_in (Add_full_106)		
M2/M1/M6/M3/M2/b (Add_half_211)	0.00	10.14 f
M2/M1/M6/M3/M2/U2/Z (CAN2X1)	0.18	10.32 f
$M2/M1/M6/M3/M2/c_out (Add_half_211)$	0.00	10.32 f
M2/M1/M6/M3/U1/Z (COR2X1)	0.26	10.58 f
M2/M1/M6/M3/c_out (Add_full_106)	0.00	10.58 f
M2/M1/M6/M4/c_in (Add_full_105)	0.00	10.58 f
M2/M1/M6/M4/M2/b (Add half 209)	0.00	10.58 f
M2/M1/M6/M4/M2/U2/Z (CAN2X1)	0.18	10.75 f
M2/M1/M6/M4/M2/c_out (Add_half_209)	0.00	10.75 f
M2/M1/M6/M4/U1/Z (COR2X1)	0.26	11.02 f
$M2/M1/M6/M4/c_out (Add_full_105)$	0.00	11.02 f
M2/M1/M6/c_out (Add_rca_4_27)	0.00	11.02 f
M2/M1/M7/c_in (Add_rca_4_26)	0.00	11.02 f
M2/M1/M7/M1/c_in (Add_full_104)	0.00	11.02 f
M2/M1/M7/M1/M2/b (Add_half_207)	0.00	11.02 f
M2/M1/M7/M1/M2/U2/Z (CAN2X1)	0.18	11.19 f
M2/M1/M7/M1/M2/c out (Add half 207)	0.00	11.19 f
M2/M1/M7/M1/U1/Z (COR2X1)	0.26	11.46 f
M2/M1/M7/M1/c_out (Add_full_104)	0.00	11.46 f
M2/M1/M7/M2/c_in (Add_full_103)	0.00	11.46 f
$M2/M1/M7/M2/M2/b$ (Add_half_205)	0.00	11.46 f
M2/M1/M7/M2/M2/U2/Z (CAN2X1)	0.18	11.63 f
M2/M1/M7/M2/M2/c_out (Add_half_205)	0.00	11.63 f
M2/M1/M7/M2/U1/Z (COR2X1)	0.26	11.89 f
M2/M1/M7/M2/c out (Add full 103)	0.00	11.89 f
M2/M1/M7/M3/c_in (Add_full_102)	0.00	11.89 f
M2/M1/M7/M3/M2/b (Add_half_203)	0.00	11.89 f
M2/M1/M7/M3/M2/U2/Z (CAN2X1)	0.18	12.07 f
M2/M1/M7/M3/M2/c_out (Add_half_203)	0.00	12.07 f
M2/M1/M7/M3/U1/Z (COR2X1)	0.26	12.33 f
$M2/M1/M7/M3/c_out (Add_full_102)$	0.00	12.33 f
M2/M1/M7/M4/c_in (Add_full_101)	0.00	12.33 f
M2/M1/M7/M4/M2/b (Add_half_201)	0.00	12.33 f
M2/M1/M7/M4/M2/U2/Z (CAN2X1)	0.18	12.51 f
M2/M1/M7/M4/M2/c_out (Add_half_201)	0.00	12.51 f
M2/M1/M7/M4/U1/Z (COR2X1)	0.26	12.77 f
M2/M1/M7/M4/c_out (Add_full_101)	0.00	12.77 f
M2/M1/M7/c_out (Add_rca_4_26)	0.00	12.77 f
M2/M1/M8/c_in (Add_rca_4_25)	0.00	12.77 f
M2/M1/M8/M1/c_in (Add_full_100)	0.00	12.77 f
M2/M1/M8/M1/M2/b (Add_half_199)	0.00	12.77 f
M2/M1/M8/M1/M2/U2/Z (CAN2X1)	0.18	12.95 f
M2/M1/M8/M1/M2/c_out (Add_half_199)	0.00	12.95 f
1.2,1.2,1.0,1.12,1.12,0_046 (1.444_1.411_1.77)	0.00	12.75 I

M2/M1/M8/M1/U1/Z (COR2X1)	0.26	13.21 f
M2/M1/M8/M1/c out (Add full 100)	0.00	13.21 f
M2/M1/M8/M2/c_in (Add_full_99)	0.00	13.21 f
M2/M1/M8/M2/M2/b (Add_half_197)	0.00	13.21 f
M2/M1/M8/M2/M2/U2/Z (CAN2X1)	0.18	13.39 f
$M2/M1/M8/M2/M2/c_out (Add_half_197)$	0.00	13.39 f
M2/M1/M8/M2/U1/Z (COR2X1)	0.26	13.65 f
M2/M1/M8/M2/c_out (Add_full_99)	0.00	13.65 f
M2/M1/M8/M3/c_in (Add_full_98)	0.00	13.65 f
M2/M1/M8/M3/M2/b (Add_half_195)	0.00	13.65 f
M2/M1/M8/M3/M2/U2/Z (CAN2X1)	0.18	13.82 f
M2/M1/M8/M3/M2/c_out (Add_half_195)	0.00	13.82 f
M2/M1/M8/M3/U1/Z (COR2X1)	0.26	14.09 f
M2/M1/M8/M3/c_out (Add_full_98)	0.00	14.09 f
M2/M1/M8/M4/c_in (Add_full_97)	0.00	14.09 f
M2/M1/M8/M4/M2/b (Add_half_193)	0.00	14.09 f
M2/M1/M8/M4/M2/U2/Z (CAN2X1)	0.18	14.26 f
M2/M1/M8/M4/M2/c_out (Add_half_193)	0.00	14.26 f
M2/M1/M8/M4/U1/Z (COR2X1)	0.26	14.53 f
M2/M1/M8/M4/c_out (Add_full_97)	0.00	14.53 f
M2/M1/M8/c_out (Add_rca_4_25)	0.00	14.53 f
M2/M1/c_out (Add_rca_4)	0.00	14.53 f
M2/M2/c_in (Add_rca_3)	0.00	14.53 f
M2/M2/M1/c_in (Add_rca_4_24)	0.00	14.53 f
M2/M2/M1/M1/c_in (Add_full_96)	0.00	14.53 f
M2/M2/M1/M1/M2/b (Add_half_191)	0.00	14.53 f
M2/M2/M1/M1/M2/U2/Z (CAN2X1)	0.18	14.70 f
M2/M2/M1/M1/M2/c_out (Add_half_191)	0.00	14.70 f
	0.26	
M2/M2/M1/M1/U1/Z (COR2X1)		
$M2/M2/M1/M1/c_out (Add_full_96)$	0.00	14.96 f
M2/M2/M1/M2/c_in (Add_full_95)	0.00	14.96 f
M2/M2/M1/M2/M2/b (Add_half_189)	0.00	14.96 f
M2/M2/M1/M2/M2/U2/Z (CAN2X1)	0.18	15.14 f
M2/M2/M1/M2/M2/c_out (Add_half_189)	0.00	15.14 f
M2/M2/M1/M2/U1/Z (COR2X1)	0.26	15.40 f
M2/M2/M1/M2/c_out (Add_full_95)	0.00	15.40 f
M2/M2/M1/M3/c_in (Add_full_94)	0.00	15.40 f
M2/M2/M1/M3/M2/b (Add_half_187)	0.00	15.40 f
M2/M2/M1/M3/M2/U2/Z (CAN2X1)	0.18	15.58 f
M2/M2/M1/M3/M2/c_out (Add_half_187)	0.00	15.58 f
M2/M2/M1/M3/U1/Z (COR2X1)	0.26	15.84 f
M2/M2/M1/M3/c_out (Add_full_94)	0.00	15.84 f
M2/M2/M1/M4/c_in (Add_full_93)	0.00	15.84 f
M2/M2/M1/M4/M2/b (Add_half_185)	0.00	15.84 f
M2/M2/M1/M4/M2/U2/Z (CAN2X1)	0.18	16.02 f
M2/M2/M1/M4/M2/c_out (Add_half_185)	0.00	16.02 f
M2/M2/M1/M4/U1/Z (COR2X1)		
	0.26	16.28 f
$M2/M2/M1/M4/c_{out}$ (Add_full_93)	0.00	16.28 f
M2/M2/M1/c_out (Add_rca_4_24)	0.00	16.28 f
M2/M2/M2/c_in (Add_rca_4_23)	0.00	16.28 f
M2/M2/M2/M1/c_in (Add_full_92)	0.00	16.28 f
M2/M2/M2/M1/M2/b (Add_half_183)	0.00	16.28 f
M2/M2/M2/M1/M2/U2/Z (CAN2X1)	0.18	16.46 f
M2/M2/M2/M1/M2/c_out (Add_half_183)	0.00	16.46 f
M2/M2/M2/M1/U1/Z (COR2X1)	0.26	16.72 f
$M2/M2/M2/M1/c_out (Add_full_92)$	0.00	16.72 f
M2/M2/M2/C_in (Add_full_91)	0.00	16.72 f
		_

M2/M2/M2/M2/M2/b (Add_half_181)	0.00	16.72 f
M2/M2/M2/M2/M2/J (Add_Haff_101) M2/M2/M2/M2/U2/Z (CAN2X1)	0.18	16.89 f
M2/M2/M2/M2/M2/c_out (Add_half_181)	0.00	16.89 f
M2/M2/M2/M2/M2/C_Out (Add_Hall_101) M2/M2/M2/M2/U1/Z (COR2X1)	0.26	17.16 f
M2/M2/M2/M2/c out (Add full 91)	0.00	17.16 f
M2/M2/M2/M2/C_Out (Add_IdII_91) M2/M2/M2/M3/c in (Add full 90)	0.00	17.16 f
M2/M2/M3/C_III (Add_IUII_90) M2/M2/M2/M3/M2/b (Add_half_179)	0.00	17.16 f
M2/M2/M3/M2/D (Add_Hall_1/9) M2/M2/M2/M3/M2/U2/Z (CAN2X1)	0.18	17.10 f 17.33 f
M2/M2/M2/M3/M2/c_out (Add_half_179)	0.00	17.33 f
	0.26	17.60 f
M2/M2/M2/M3/U1/Z (COR2X1)	0.26	17.60 f
M2/M2/M2/M3/c_out (Add_full_90) M2/M2/M2/M4/c_in (Add_full_89)	0.00	17.60 f
M2/M2/M2/M4/C_III (Add_IuII_69) M2/M2/M2/M4/M2/b (Add half 177)	0.00	17.60 f
	0.18	17.77 f
M2/M2/M2/M4/M2/U2/Z (CAN2X1)	0.18	
M2/M2/M2/M4/M2/c_out (Add_half_177) M2/M2/M2/M4/U1/Z (COR2X1)	0.00	17.77 f 18.03 f
	0.26	18.03 f
M2/M2/M2/M4/c_out (Add_full_89)		18.03 f
M2/M2/M2/c_out (Add_rca_4_23)	0.00	
M2/M2/M3/c_in (Add_rca_4_22)	0.00	18.03 f 18.03 f
M2/M2/M3/M1/c_in (Add_full_88)		18.03 f 18.03 f
M2/M2/M3/M1/M2/b (Add_half_175)	0.00	
M2/M2/M3/M1/M2/U2/Z (CAN2X1)	0.18	18.21 f
M2/M2/M3/M1/M2/c_out (Add_half_175)	0.00	18.21 f
M2/M2/M3/M1/U1/Z (COR2X1)	0.26	18.47 f
M2/M2/M3/M1/c_out (Add_full_88)	0.00	18.47 f
M2/M2/M3/M2/c_in (Add_full_87)	0.00	18.47 f
M2/M2/M3/M2/M2/b (Add_half_173)	0.00	18.47 f
M2/M2/M3/M2/M2/U2/Z (CAN2X1)	0.18	18.65 f
M2/M2/M3/M2/M2/c_out (Add_half_173)	0.00	18.65 f
M2/M2/M3/M2/U1/Z (COR2X1)	0.26	18.91 f
M2/M2/M3/M2/c_out (Add_full_87)	0.00	18.91 f 18.91 f
M2/M2/M3/M3/c_in (Add_full_86)	0.00	
M2/M2/M3/M3/M2/b (Add_half_171)	0.00	
M2/M2/M3/M3/M2/U2/Z (CAN2X1) M2/M2/M3/M3/M2/c out (Add half 171)	0.18 0.00	19.09 f 19.09 f
	0.00	19.09 I 19.35 f
M2/M2/M3/M3/U1/Z (COR2X1) M2/M2/M3/M3/c_out (Add_full_86)		19.35 f
	0.00	
M2/M2/M3/M4/c_in (Add_full_85)	0.00	19.35 f 19.35 f
M2/M2/M3/M4/M2/b (Add_half_169) M2/M2/M3/M4/M2/U2/Z (CAN2X1)	0.00	19.33 f
M2/M2/M3/M4/M2/02/2 (CAN2XI) M2/M2/M3/M4/M2/c_out (Add_half_169)	0.18 0.00	19.53 f
M2/M2/M3/M4/M2/C_OUC (Add_Hall_109) M2/M2/M3/M4/U1/Z (COR2X1)	0.26	19.79 f
M2/M2/M3/M4/01/2 (COR2X1) M2/M2/M3/M4/c_out (Add_full_85)	0.20	
M2/M2/M3/M4/C_out (Add_rca_4_22)	0.00	19.79 f 19.79 f
M2/M2/M3/C_OUT (Add_ICa_4_22) M2/M2/M4/c_in (Add_rca_4_21)	0.00	19.79 f
M2/M2/M4/C_in (Add_ica_4_21) M2/M2/M4/M1/c_in (Add_full_84)	0.00	19.79 f
M2/M2/M4/M1/C_III (Add_IuII_64) M2/M2/M4/M1/M2/b (Add_half_167)	0.00	19.79 f
M2/M2/M4/M1/M2/D (Add_Ha11_10/) M2/M2/M4/M1/M2/U2/Z (CAN2X1)	0.18	19.79 f
M2/M2/M4/M1/M2/02/2 (CAN2X1) M2/M2/M4/M1/M2/c_out (Add_half_167)	0.00	19.96 f
M2/M2/M4/M1/M2/C_OUC (Add_Hall_10/) M2/M2/M4/M1/U1/Z (COR2X1)	0.26	20.23 f
M2/M2/M4/M1/01/2 (COR2X1) M2/M2/M4/M1/c_out (Add_full_84)	0.00	20.23 f
M2/M2/M4/M1/C_Out (Add_Iu11_84) M2/M2/M4/M2/c_in (Add_full_83)	0.00	20.23 f
M2/M2/M4/M2/C_III (Add_IdII_65) M2/M2/M4/M2/M2/b (Add_half_165)	0.00	20.23 f
M2/M2/M4/M2/M2/D (Add_nair_i03) M2/M2/M4/M2/U2/Z (CAN2X1)	0.18	20.23 f
M2/M2/M4/M2/M2/02/2 (CAN2XI) M2/M2/M4/M2/M2/c_out (Add_half_165)	0.00	20.40 f
M2/M2/M4/M2/M2/C_odc (Add_naii_105) M2/M2/M4/M2/U1/Z (COR2X1)	0.26	20.40 f
M2/M2/M4/M2/c_out (Add_full_83)	0.00	20.67 f
MZ/MZ/MT/MZ/C_OUC (ACC_LUII_03)	0.00	20.07 I

M2/M2/M4/M3/c_in (Add_full_82)	0.00	20.67 f
M2/M2/M4/M3/M2/b (Add_half_163)	0.00	20.67 f
M2/M2/M4/M3/M2/U2/Z (CAN2X1)	0.18	20.84 f
M2/M2/M4/M3/M2/c_out (Add_half_163)	0.00	20.84 f
M2/M2/M4/M3/U1/Z (COR2X1)	0.26	21.10 f
M2/M2/M4/M3/c_out (Add_full_82)	0.00	21.10 f
M2/M2/M4/M4/c_in (Add_full_81)	0.00	21.10 f
M2/M2/M4/M4/M2/b (Add_half_161)	0.00	21.10 f
M2/M2/M4/M4/M2/U2/Z (CAN2X1)	0.18	21.28 f
M2/M2/M4/M4/M2/c_out (Add_half_161)	0.00	21.28 f
M2/M2/M4/M4/U1/Z (COR2X1)	0.26	21.54 f
M2/M2/M4/M4/c_out (Add_full_81)	0.00	21.54 f
M2/M2/M4/c_out (Add_rca_4_21)	0.00	21.54 f
M2/M2/M5/c_in (Add_rca_4_20)	0.00	21.54 f
M2/M2/M5/M1/c_in (Add_full_80)	0.00	21.54 f
M2/M2/M5/M1/M2/b (Add_half_159)	0.00	21.54 f
M2/M2/M5/M1/M2/U2/Z (CAN2X1)	0.18	21.72 f
$M2/M2/M5/M1/M2/c_out (Add_half_159)$	0.00	21.72 f
M2/M2/M5/M1/U1/Z (COR2X1)	0.26	21.98 f
$M2/M2/M5/M1/c_out (Add_full_80)$	0.00	21.98 f
M2/M2/M5/M2/c_in (Add_full_79)	0.00	21.98 f
M2/M2/M5/M2/M2/b (Add_half_157)	0.00	21.98 f
M2/M2/M5/M2/M2/U2/Z (CAN2X1)	0.18	22.16 f
M2/M2/M5/M2/M2/c_out (Add_half_157)	0.00	22.16 f
M2/M2/M5/M2/U1/Z (COR2X1)	0.26	22.42 f
M2/M2/M5/M2/c_out (Add_full_79)	0.00	22.42 f
M2/M2/M5/M3/c_in (Add_full_78)	0.00	22.42 f
M2/M2/M5/M3/M2/b (Add_half_155)	0.00	22.42 f
M2/M2/M5/M3/M2/U2/Z (CAN2X1)	0.18	22.60 f
M2/M2/M5/M3/M2/c_out (Add_half_155)	0.00	22.60 f
M2/M2/M5/M3/U1/Z (COR2X1)	0.26	22.86 f
M2/M2/M5/M3/c_out (Add_full_78)	0.00	22.86 f
M2/M2/M5/M4/c_in (Add_full_77)	0.00	22.86 f 22.86 f
M2/M2/M5/M4/M2/b (Add_half_153) M2/M2/M5/M4/M2/U2/Z (CAN2X1)	0.00	23.03 f
M2/M2/M5/M4/M2/U2/2 (CAN2XI) M2/M2/M5/M4/M2/c_out (Add_half_153)	0.10	23.03 f
M2/M2/M5/M4/M2/C_Out (Add_Hall_153) M2/M2/M5/M4/U1/Z (COR2X1)	0.26	23.30 f
M2/M2/M5/M4/01/2 (COR2X1) M2/M2/M5/M4/c_out (Add_full_77)	0.00	23.30 f
M2/M2/M5/M4/C_Out (Add_IdII_//) M2/M2/M5/c_out (Add_rca_4_20)	0.00	23.30 f
M2/M2/M5/C_out (Add_rca_4_20) M2/M2/M6/c_in (Add_rca_4_19)	0.00	23.30 f
M2/M2/M6/M1/c_in (Add_full_76)	0.00	23.30 f
M2/M2/M6/M1/C_III (Add_IdII_/0) M2/M2/M6/M1/M2/b (Add_half_151)	0.00	23.30 f
M2/M2/M6/M1/M2/U2/Z (CAN2X1)	0.18	23.47 f
M2/M2/M6/M1/M2/c_out (Add_half_151)	0.00	23.47 f
M2/M2/M6/M1/M2/e_ode (Rdd_Rd11_151) M2/M2/M6/M1/U1/Z (COR2X1)	0.26	23.74 f
M2/M2/M6/M1/c_out (Add_full_76)	0.00	23.74 f
M2/M2/M6/M2/c_in (Add_full_75)	0.00	23.74 f
M2/M2/M6/M2/M2/b (Add_half_149)	0.00	23.74 f
M2/M2/M6/M2/M2/U2/Z (CAN2X1)	0.18	23.91 f
M2/M2/M6/M2/M2/c_out (Add_half_149)	0.00	23.91 f
M2/M2/M6/M2/U1/Z (COR2X1)	0.26	24.17 f
M2/M2/M6/M2/c_out (Add_full_75)	0.00	24.17 f
M2/M2/M6/M3/c_in (Add_full_74)	0.00	24.17 f
M2/M2/M6/M3/M2/b (Add_half_147)	0.00	24.17 f
M2/M2/M6/M3/M2/U2/Z (CAN2X1)	0.18	24.35 f
M2/M2/M6/M3/M2/c_out (Add_half_147)	0.00	24.35 f
M2/M2/M6/M3/U1/Z (COR2X1)	0.26	24.61 f
•		

M2/M2/M6/M3/c_out (Add_full_74) M2/M2/M6/M4/c_in (Add_full_73) M2/M2/M6/M4/M2/b (Add half 145)	0.00 0.00 0.00	24.61 f 24.61 f 24.61 f
M2/M2/M6/M4/M2/J2 (CAN2X1)	0.18	24.01 f
M2/M2/M6/M4/M2/c_out (Add_half_145) M2/M2/M6/M4/U1/Z (COR2X1)	0.00 0.26	24.79 f 25.05 f
M2/M2/M6/M4/01/2 (COR2X1) M2/M2/M6/M4/c_out (Add_full_73)	0.00	25.05 f
M2/M2/M6/c_out (Add_rca_4_19)	0.00	25.05 f
M2/M2/M7/c_in (Add_rca_4_18)	0.00	25.05 f
M2/M2/M7/M1/c_in (Add_full_72) M2/M2/M7/M1/M2/b (Add_half_143)	0.00	25.05 f 25.05 f
M2/M2/M7/M1/M2/U2/Z (CAN2X1)	0.18	25.23 f
M2/M2/M7/M1/M2/c_out (Add_half_143)	0.00	25.23 f
M2/M2/M7/M1/U1/Z (COR2X1) M2/M2/M7/M1/c_out (Add_full_72)	0.26 0.00	25.49 f 25.49 f
M2/M2/M7/M1/c_out (Mdd_full_71)	0.00	25.49 f
M2/M2/M7/M2/M2/b (Add_half_141)	0.00	25.49 f
M2/M2/M7/M2/M2/U2/Z (CAN2X1) M2/M2/M7/M2/M2/c_out (Add_half_141)	0.18 0.00	25.67 f 25.67 f
M2/M2/M7/M2/M2/C_OUT (Add_Hall_141) M2/M2/M7/M2/U1/Z (COR2X1)	0.00	25.07 I 25.93 f
M2/M2/M7/M2/c_out (Add_full_71)	0.00	25.93 f
M2/M2/M7/M3/c_in (Add_full_70)	0.00	25.93 f
M2/M2/M7/M3/M2/b (Add_half_139) M2/M2/M7/M3/M2/U2/Z (CAN2X1)	0.00 0.18	25.93 f 26.10 f
M2/M2/M7/M3/M2/c_out (Add_half_139)	0.00	26.10 f
M2/M2/M7/M3/U1/Z (COR2X1)	0.26	26.37 f
M2/M2/M7/M3/c_out (Add_full_70) M2/M2/M7/M4/c_in (Add_full_69)	0.00	26.37 f 26.37 f
M2/M2/M7/M1/C_III (Add_IdII_0)/ M2/M2/M7/M4/M2/b (Add_half_137)	0.00	26.37 f
M2/M2/M7/M4/M2/U2/Z (CAN2X1)	0.18	26.54 f
M2/M2/M7/M4/M2/c_out (Add_half_137) M2/M2/M7/M4/U1/Z (COR2X1)	0.00 0.26	26.54 f 26.81 f
M2/M2/M7/M4/01/2 (COR2X1) M2/M2/M7/M4/c_out (Add_full_69)	0.20	26.81 f
M2/M2/M7/c_out (Add_rca_4_18)	0.00	26.81 f
M2/M2/M8/c_in (Add_rca_4_17)	0.00	26.81 f
M2/M2/M8/M1/c_in (Add_full_68) M2/M2/M8/M1/M2/b (Add_half_135)	0.00	26.81 f 26.81 f
M2/M2/M8/M1/M2/U2/Z (CAN2X1)	0.18	26.98 f
M2/M2/M8/M1/M2/c_out (Add_half_135)	0.00	26.98 f
M2/M2/M8/M1/U2/Z (CND2IX1) M2/M2/M8/M1/c_out (Add_full_68)	0.19 0.00	27.17 f 27.17 f
M2/M2/M8/M1/C_Out (Add_Id11_08) M2/M2/M8/M2/c_in (Add_full_67)	0.00	27.17 f
M2/M2/M8/M2/M2/b (Add_half_133)	0.00	27.17 f
M2/M2/M8/M2/M2/U2/Z (CAN2X1)	0.18	27.34 f
M2/M2/M8/M2/M2/c_out (Add_half_133) M2/M2/M8/M2/U2/Z (CND2IX1)	0.00 0.18	27.34 f 27.53 f
M2/M2/M8/M2/c_out (Add_full_67)	0.00	27.53 f
M2/M2/M8/M3/c_in (Add_full_66)	0.00	27.53 f
M2/M2/M8/M3/M2/b (Add_half_131) M2/M2/M8/M3/M2/U6/Z (CAN2X1)	0.00 0.18	27.53 f 27.70 f
M2/M2/M8/M3/M2/c_out (Add_half_131)	0.00	27.70 f
M2/M2/M8/M3/U2/Z (CND2IX1)	0.20	27.90 f
M2/M2/M8/M3/c_out (Add_full_66) M2/M2/M8/M4/c_in (Add_full_65)	0.00	27.90 f 27.90 f
M2/M2/M8/M4/C_IN (Add_IdII_03) M2/M2/M8/M4/M2/b (Add_half_129)	0.00	27.90 f
M2/M2/M8/M4/M2/U2/Z (CND2X1)	0.08	27.98 r
M2/M2/M8/M4/M2/U4/Z (CND2X1)	0.11	28.09 f

M2/M2/M8/M4/M2/sum (Add_half_129) M2/M2/M8/M4/sum (Add_full_65) M2/M2/M8/sum[3] (Add_rca_4_17) M2/M2/sum[31] (Add_rca_3) M2/sum[63] (Add_rca64_0) U973/Z (CND2IX1) U972/Z (CND2X1) result_copy_reg[63]/D (CFD1XL) data arrival time	0.00 0.00 0.00 0.00 0.00 0.07 0.09	28.09 f 28.09 f 28.09 f 28.09 f 28.09 f 28.16 r 28.25 f 28.25 f 28.25
<pre>clock clock (rise edge) clock network delay (propagated) clock uncertainty result_copy_reg[63]/CP (CFD1XL) library setup time data required time</pre>	29.00 0.00 -0.25 0.00 -0.47	
data required time data arrival time		28.28 -28.25
slack (MET)		0.03

Report : area Design : div

Version: C-2009.06-SP5

Date : Sun Dec 11 05:36:55 2016

Library(s) Used:

tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25)

Number of ports: 165 Number of nets: 1745 Number of cells: 1326 Number of references: 48

Combinational area: 4012.000000 Noncombinational area: 1090.500000 Net Interconnect area: undefined

undefined (No wire load specified)

Total cell area: 5102.500000 undefined Total area:

Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25' Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25' Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)

Information: Propagating switching activity (low effort zero delay

simulation). (PWR-6)


Warning: Design has unannotated primary inputs. (PWR-414)


Warning: Design has unannotated sequential cell outputs. (PWR-415)

```
Report : power
      -analysis_effort low
Design : div
Version: C-2009.06-SP5
Date : Sun Dec 11 05:36:56 2016
Library(s) Used:
   tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25)
Operating Conditions: WCCOM25 Library: tc240c
Wire Load Model Mode: top
Global Operating Voltage = 2.3
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000ff
   Time Units = 1ns
   Dynamic Power Units = 1uW (derived from V,C,T units)
   Leakage Power Units = Unitless
 Cell Internal Power = 2.0386 mW (88%)
 Net Switching Power = 271.2307 uW (12%)
                    -----
Total Dynamic Power = 2.3098 mW (100%)
Cell Leakage Power = 0.0000
```

C.4 Selected Screenshot Circuits from Synthesis (Design Compiler)

For Multiplier:





For Divider:

