#### BASIC COMPUTER ORGANIZATION AND DESIGN


- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

#### INTRODUCTION

- Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc)
- Modern processor is a very complex device
- It contains
  - Many registers
  - Multiple arithmetic units, for both integer and floating point calculations
  - The ability to pipeline several consecutive instructions to speed execution
  - Etc.
- However, to understand how processors work, we will start with a simplified processor model
- This is similar to what real processors were like ~25 years ago
- M. Morris Mano introduces a simple processor model he calls the Basic Computer
- We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor

#### THE BASIC COMPUTER

- The Basic Computer has two components, a processor and memory
- The memory has 4096 words in it
  - $-4096 = 2^{12}$ , so it takes 12 bits to select a word in memory
- Each word is 16 bits long




## **INSTRUCTIONS**

- Program
  - A sequence of (machine) instructions
- (Machine) Instruction
  - A group of bits that tell the computer to perform a specific operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an Instruction Register (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

#### **INSTRUCTION FORMAT**


- A computer instruction is often divided into two parts
  - An opcode (Operation Code) that specifies the operation for that instruction
  - An address that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 2<sup>12</sup>) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the addressing mode (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are
   16 bits long, that leaves 3 bits for the instruction's opcode

**Instruction Format** 



## **ADDRESSING MODES**

- The address field of an instruction can represent either
  - Direct address: the address in memory of the data to use (the address of the operand), or
  - Indirect address: the address in memory of the address in memory of the data to use



- Effective Address (EA)
  - The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

#### PROCESSOR REGISTERS

- A processor has many registers to hold instructions, addresses, data, etc
- The processor has a register, the Program Counter (PC) that holds the memory address of the next instruction to get
  - Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The Address Register (AR) is used for this
  - The AR is a 12 bit register in the Basic Computer
- When an operand is found, using either direct or indirect addressing, it is placed in the *Data Register* (DR). The processor then uses this value as data for its operation
- The Basic Computer has a single general purpose register the Accumulator (AC)

#### PROCESSOR REGISTERS

- The significance of a general purpose register is that it can be referred to in instructions
  - e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location
- Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)
- The Basic Computer uses a very simple model of input/output (I/O) operations
  - Input devices are considered to send 8 bits of character data to the processor
  - The processor can send 8 bits of character data to output devices
- The Input Register (INPR) holds an 8 bit character gotten from an input device
- The Output Register (OUTR) holds an 8 bit character to be send to an output device

## **COMMON BUS SYSTEM**

- The registers in the Basic Computer are connected using a bus
- This gives a savings in circuitry over complete connections between registers

#### **COMMON BUS SYSTEM**

 Three control lines, S<sub>2</sub>, S<sub>1</sub>, and S<sub>0</sub> control which register the bus selects as its input

S <sub>2</sub> S <sub>1</sub>	S <sub>0</sub>	Register
0 0	0	X
0 0	1	AR
0 1	0	PC
0 1	1	DR
1 0	0	AC
1 0	1	IR
1 1	0	TR
1 1	1	Memory

- Either one of the registers will have its load signal activated, or the memory will have its read signal activated
  - Will determine where the data from the bus gets loaded
- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

#### BASIC COMPUTER INSTRUCTIONS

(OP-code = 111, I = 1)

Basic Computer Instruction Format

Register-Reference Instructions (OP-code = 
$$111$$
,  $I = 0$ )

## BASIC COMPUTER INSTRUCTIONS

	Hex Code				
Symbo	I = 0	<i>l</i> = 1	Description		
AND	0xxx	8xxx	AND memory word to AC		
ADD	1xxx	9xxx	Add memory word to AC		
LDA	2xxx	Axxx	Load AC from memory		
STA	3xxx	<b>Bxxx</b>	Store content of AC into memory		
BUN	4xxx	Cxxx	Branch unconditionally		
BSA	5xxx	Dxxx	Branch and save return address		
ISZ	6xxx	Exxx	Increment and skip if zero		
CLA	78	800	Clear AC		
CLE	74	100	Clear E		
CMA	72	200	Complement AC		
CME	71	00	Complement E		
CIR	70	080	Circulate right AC and E		
CIL	70	40	Circulate left AC and E		
INC	70	20	Increment AC		
SPA	70	10	Skip next instr. if AC is positive		
SNA	70	80	Skip next instr. if AC is negative		
SZA	70	04	Skip next instr. if AC is zero		
SZE	1	02	Skip next instr. if E is zero		
HLT	70	01	Halt computer		
INP	F8	800	Input character to AC		
OUT	F4	<b>100</b>	Output character from AC		
SKI	F2	200	Skip on input flag		
SKO	F1	00	Skip on output flag		
ION	FC	080	Interrupt on		
IOF	FC	)40	Interrupt off		

#### INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

#### Instruction Types

#### **Functional Instructions**

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

#### **Transfer Instructions**

- Data transfers between the main memory and the processor registers
- LDA, STA

#### **Control Instructions**

- Program sequencing and control
- BUN, BSA, ISZ

#### **Input/Output Instructions**


- Input and output
- INP, OUT

#### **CONTROL UNIT**

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
  - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
  - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer

#### TIMING AND CONTROL


#### **Control unit of Basic Computer**



## **TIMING SIGNALS**

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example:  $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \dots$

Assume: At time  $T_4$ , SC is cleared to 0 if decoder output D3 is active.



#### INSTRUCTION CYCLE

- In Basic Computer, a machine instruction is executed in the following cycle:
  - 1. Fetch an instruction from memory
  - 2. Decode the instruction
  - 3. Read the effective address from memory if the instruction has an indirect address
  - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle


## **FETCH and DECODE**

Fetch and Decode


T0: AR  $\leftarrow$  PC  $(S_0S_1S_2=010, T0=1)$ 

T1:  $IR \leftarrow M [AR], PC \leftarrow PC + 1 (S0S1S2=111, T1=1)$ 

T2: D0, ..., D7  $\leftarrow$  Decode IR(12-14), AR  $\leftarrow$  IR(0-11), I  $\leftarrow$  IR(15)



#### DETERMINE THE TYPE OF INSTRUCTION



D'7IT3:  $AR \leftarrow M[AR]$ 

D'7l'T3: Nothing

D7l'T3: Execute a register-reference instr.

D7IT3: Execute an input-output instr.

#### REGISTER REFERENCE INSTRUCTIONS

#### Register Reference Instructions are identified when

- $D_7 = 1$ , I = 0
- Register Ref. Instr. is specified in b<sub>0</sub> ~ b<sub>11</sub> of IR
- Execution starts with timing signal T<sub>3</sub>

$$r = D_7 I'T_3 => Register Reference Instruction Bi = IR(i), i=0,1,2,...,11$$

	r:	SC ← 0
CLA	_	$AC \leftarrow 0$
	rB <sub>11</sub> :	<b>1</b>
CLE	rB <sub>10</sub> :	E ← 0
CMA	rB <sub>9</sub> :	AC ← AC'
CME	rB <sub>s</sub> :	<b>E ← E</b> '
CIR	rB <sub>7</sub> :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB <sub>6</sub> :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB <sub>s</sub> :	AC ← AC + 1
SPA	rB₄:	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB <sub>3</sub> :	if (AC(15) = 1) then (PC ← PC+1)
SZA	$rB_2$ :	if (AC = 0) then (PC ← PC+1)
SZE	rB₁:	if (E = 0) then (PC ← PC+1)
HLT	$rB_0$ :	S ← 0 (S is a start-stop flip-flop)

#### MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D <sub>0</sub>	$AC \leftarrow AC \land M[AR]$
ADD	$D_\mathtt{1}^{^0}$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	$D_2^{L}$	AC ← M[AR]
STA	$D_3$	M[AR] ← AC
BUN	$D_4$	PC ← AR
BSA	$D_{5}^{T}$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	$D_6$	M[AR] ← M[AR] + 1, if M[AR] + 1 = 0 then PC ← PC+1

- The effective address of the instruction is in AR and was placed there during timing signal  $T_2$  when I = 0, or during timing signal  $T_3$  when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T<sub>4</sub>

AND to AC

 $D_0T_4$ : DR  $\leftarrow$  M[AR] Read operand

 $D_0T_5$ : AC  $\leftarrow$  AC  $\wedge$  DR, SC  $\leftarrow$  0 AND with AC

ADD to AC

 $D_1T_4$ : DR  $\leftarrow$  M[AR] Read operand

 $D_1T_5$ : AC  $\leftarrow$  AC + DR, E  $\leftarrow$  C<sub>out</sub>, SC  $\leftarrow$  0 Add to AC and store carry in E

#### MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

 $D_2T_4$ : DR  $\leftarrow$  M[AR]

 $D_2T_5$ : AC  $\leftarrow$  DR, SC  $\leftarrow$  0

**STA: Store AC** 


 $D_3T_4$ : M[AR]  $\leftarrow$  AC, SC  $\leftarrow$  0

**BUN: Branch Unconditionally** 

 $D_4T_4$ : PC  $\leftarrow$  AR, SC  $\leftarrow$  0

**BSA: Branch and Save Return Address** 

 $M[AR] \leftarrow PC, PC \leftarrow AR + 1$ 



#### MEMORY REFERENCE INSTRUCTIONS

26

**BSA**:

 $D_5T_4$ : M[AR]  $\leftarrow$  PC, AR  $\leftarrow$  AR + 1

 $D_5T_5$ : PC  $\leftarrow$  AR, SC  $\leftarrow$  0


ISZ: Increment and Skip-if-Zero

 $D_6T_4$ : DR  $\leftarrow$  M[AR]

 $D_6T_5$ : DR  $\leftarrow$  DR + 1

 $D_6T_4$ : M[AR]  $\leftarrow$  DR, if (DR = 0) then (PC  $\leftarrow$  PC + 1), SC  $\leftarrow$  0

#### FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS




## INPUT-OUTPUT AND INTERRUPT

#### A Terminal with a keyboard and a Printer


Input-Output Configuration

INPR Input register - 8 bits
OUTR Output register - 8 bits
FGI Input flag - 1 bit
FGO Output flag - 1 bit
IEN Interrupt enable - 1 bit



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to *synchronize* the timing difference between I/O device and the computer

## PROGRAM CONTROLLED DATA TRANSFER



## **INPUT-OUTPUT INSTRUCTIONS**

$$D_7IT_3 = p$$
  
 $IR(i) = B_i$ ,  $i = 6, ..., 11$ 

p:	SC ← 0	Clear SC
pB <sub>11</sub> :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to AC
pB <sub>10</sub> :	OUTR $\leftarrow$ AC(0-7), FGO $\leftarrow$ 0	Output char. from AC
pB <sub>o</sub> :	if(FGI = 1) then (PC $\leftarrow$ PC + 1)	Skip on input flag
pB <sub>s</sub> :		Skip on output flag
pB <sub>7</sub> :	IÈN ← 1	Interrupt enable on
• .	<b>IEN</b> ← <b>0</b>	Interrupt enable off
	pB <sub>11</sub> : pB <sub>10</sub> : pB <sub>9</sub> : pB <sub>8</sub> :	pB <sub>11</sub> : $AC(0-7) \leftarrow INPR$ , $FGI \leftarrow 0$ pB <sub>10</sub> : $OUTR \leftarrow AC(0-7)$ , $FGO \leftarrow 0$ pB <sub>9</sub> : $if(FGI = 1)$ then $(PC \leftarrow PC + 1)$ pB <sub>8</sub> : $if(FGO = 1)$ then $(PC \leftarrow PC + 1)$ pB <sub>7</sub> : $IEN \leftarrow 1$

#### PROGRAM-CONTROLLED INPUT/OUTPUT

31

- Program-controlled I/O
  - Continuous CPU involvement
    I/O takes valuable CPU time
  - CPU slowed down to I/O speed
  - Simple
  - Least hardware

#### Input

LOOP, SKI DEV
BUN LOOP
INP DEV


#### **Output**

LOOP, LDA DATA LOP, SKO DEV BUN LOP OUT DEV

#### INTERRUPT INITIATED INPUT/OUTPUT


- Open communication only when some data has to be passed --> interrupt.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- \* IEN (Interrupt-enable flip-flop)
  - can be set and cleared by instructions
  - when cleared, the computer cannot be interrupted

#### FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

#### REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE



Register Transfer Statements for Interrupt Cycle

- R F/F 
$$\leftarrow$$
 1 if IEN (FGI + FGO)T<sub>0</sub>'T<sub>1</sub>'T<sub>2</sub>'  
 $\Leftrightarrow$  T<sub>0</sub>'T<sub>1</sub>'T<sub>2</sub>' (IEN)(FGI + FGO): R  $\leftarrow$  1

- The fetch and decode phases of the instruction cycle must be modified → Replace T<sub>0</sub>, T<sub>1</sub>, T<sub>2</sub> with R'T<sub>0</sub>, R'T<sub>1</sub>, R'T<sub>2</sub>
- The interrupt cycle:

$$RT_0$$
:  $AR \leftarrow 0$ ,  $TR \leftarrow PC$ 

$$RT_1$$
: M[AR]  $\leftarrow$  TR, PC  $\leftarrow$  0

RT<sub>2</sub>: 
$$PC \leftarrow PC + 1$$
,  $IEN \leftarrow 0$ ,  $R \leftarrow 0$ ,  $SC \leftarrow 0$ 

#### FURTHER QUESTIONS ON INTERRUPT

How can the CPU recognize the device requesting an interrupt ?

Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case?

Should any device be allowed to interrupt the CPU while another interrupt is being serviced?

How can the situation be handled when two or more interrupt requests occur simultaneously?

# COMPLETE COMPUTER DESCRIPTION Microoperations

Fetch	R'T <sub>0</sub> :	AR ← PC
	R′T₁̈́:	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$R'T_2'$ :	D0,, D7 ← Decode IR(12 ~ 14),
	Z	$AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$
Indirect	$D_7'IT_3$ :	AR ← M[AR]
Interrupt	273.	, (
	(IEN)(FGI + FGO):	R ← 1
0 '1 '2	$RT_0$ :	$AR \leftarrow 0$ , $TR \leftarrow PC$
	RT <sub>1</sub> :	$M[AR] \leftarrow TR, PC \leftarrow 0$
	•	• •
Mamary Dafa	RT <sub>2</sub> :	$PC \leftarrow PC + 1$ , $IEN \leftarrow 0$ , $R \leftarrow 0$ , $SC \leftarrow 0$
Memory-Refe		DD 1474D1
AND	$D_0T_4$ :	$DR \leftarrow M[AR]$
	$D_0T_5$ :	$AC \leftarrow AC \land DR, SC \leftarrow 0$
ADD	$D_1T_4$ :	$DR \leftarrow M[AR]$
	$D_1T_5$ :	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_4$ :	$DR \leftarrow M[AR]$
	$D_2^{-}T_5^{-}$ :	$AC \leftarrow DR, SC \leftarrow 0$
STA	$D_3^2T_4^3$ :	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_{\Delta}^{3}T_{\Delta}^{7}$ :	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5^{4}T_4^{7}$ :	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5T_5$ :	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6T_4$ :	DR ← M[AR]
.5_	$D_6T_5$ :	DR ← DR + 1
	$D_6T_6$ :	$M[AR] \leftarrow DR$ , if $(DR=0)$ then $(PC \leftarrow PC + 1)$ ,
	D <sub>6</sub> 1 6.	$SC \leftarrow 0$
		30 ← U

## COMPLETE COMPUTER DESCRIPTION

**Microoperations** 

```
Register-Reference
                         D_7I'T_3 = r
                                            (Common to all register-reference instr)
                         IR(i) = B_i
                                            (i = 0,1,2,...,11)
                                            SC \leftarrow 0
                          r:
                          rB<sub>11</sub>:
   CLA
                                            AC \leftarrow 0
   CLE
                          rB<sub>10</sub>:
                                            E \leftarrow 0
                                    AC \leftarrow AC'
                          rB<sub>9</sub>:
   CMA
   CME
                          rB<sub>8</sub>:
                                            E ← E′
   CIR
                          rB<sub>7</sub>:
                                            AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
   CIL
                                            AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                          rB<sub>6</sub>:
   INC
                          rB<sub>5</sub>:
                                            AC ← AC + 1
   SPA
                          rB₄:
                                            If (AC(15) = 0) then (PC \leftarrow PC + 1)
   SNA
                                            If(AC(15) = 1) then (PC \leftarrow PC + 1)
                          rB<sub>3</sub>:
   SZA
                                            If (AC = 0) then (PC \leftarrow PC + 1)
                          rB<sub>2</sub>:
   SZE
                                            If(E=0) then (PC \leftarrow PC + 1)
                          rB₁:
   HLT
                                            S ← 0
                          rB₀:
Input-Output
                        D_7IT_3 = p
                                            (Common to all input-output instructions)
                         IR(i) = B_i
                                            (i = 6,7,8,9,10,11)
                                            SC ← 0
                          p:
   INP
                          pB<sub>11</sub>:
                                            AC(0-7) \leftarrow INPR, FGI \leftarrow 0
                          pB<sub>10</sub>:
   OUT
                                            OUTR \leftarrow AC(0-7), FGO \leftarrow 0
                                            If(FGI=1) then (PC \leftarrow PC + 1)
   SKI
                          pB<sub>9</sub>:
                                            If (FGO=1) then (PC \leftarrow PC + 1)
   SKO
                          pB<sub>8</sub>:
   ION
                                            IEN ← 1
                          pB_7:
   IOF
                          pB<sub>6</sub>:
                                            IEN ← 0
```

## DESIGN OF BASIC COMPUTER(BC)

**Hardware Components of BC** 

A memory unit: 4096 x 16.

**Registers:** 

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO

Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits

**Control logic gates:** 

Adder and Logic circuit: Connected to AC

#### **Control Logic Gates**


- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S<sub>2</sub>, S<sub>1</sub>, S<sub>0</sub> Controls to select a register for the bus
- AC, and Adder and Logic circuit

#### CONTROL OF REGISTERS AND MEMORY

Address Register; AR

Scan all of the register transfer statements that change the content of AR:

LD(AR) = R'T<sub>0</sub> + R'T<sub>2</sub> + D'<sub>7</sub>IT<sub>3</sub> CLR(AR) = RT<sub>0</sub> INR(AR) = D<sub>5</sub>T<sub>4</sub>



## CONTROL OF FLAGS

IEN: Interrupt Enable Flag


Basic Computer Organization & Design

 $pB_7$ : IEN  $\leftarrow$  1 (I/O Instruction)


 $pB_6$ : IEN  $\leftarrow$  0 (I/O Instruction)

 $RT_2$ : IEN  $\leftarrow$  0 (Interrupt)

 $p = D_7IT_3$  (Input/Output Instruction)




## CONTROL OF COMMON BUS




<b>x</b> 1	<b>x2</b>	х3	<b>x</b> 4	х5	x6	x7	S2	<b>S</b> 1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

For AR



#### DESIGN OF ACCUMULATOR LOGIC




#### All the statements that change the content of AC

$D_0T_5$	: AC ← AC ∧ DR	AND with DR
$D_1T_5$		Add with DR
$D_2T_5$		Transfer from DR
pB <sub>11</sub>	:	Transfer from INPR
rB <sub>9</sub> :	AC ← AC'	Complement
rB <sub>7</sub> :	$AC \leftarrow shr AC, AC(15) \leftarrow E$	Shift right
rB <sub>6</sub> :	$AC \leftarrow shl AC, AC(0) \leftarrow E$	Shift left
rB <sub>11</sub>	:	Clear
rB <sub>5</sub> :	AC ← AC + 1	Increment

## CONTROL OF AC REGISTER

Gate structures for controlling the LD, INR, and CLR of AC



# **ALU (ADDER AND LOGIC CIRCUIT)**

#### One stage of Adder and Logic circuit

