<u>Lab 9-10 – Nano processor Design Competition</u>

CS1050 Computer Organization and Digital Design

Group Members: -

- Guruge S.M.L 210201F
- Gunathunga W.S.D 210196P

➤ Lab Task

- The objective of this task is to design a 4-bit processor capable of executing the following 4 instructions.
 - 1. MOVI R, d Move immediate value d to register R.
 - 2. ADD Ra, Rb Add values in register Ra & Rb and store the result in Ra.
 - 3. NEG R 2's complement of register R.
 - 4. JZR R, d Jump if value in register R is 0.
- o To build a certain processor, following components should be designed first.
 - 1. 4-bit Add/Subtract Unit
 - 2. 3-bit Adder
 - 3. 3-bit Program Counter
 - 4. 2-way 3-bit Multiplexer
 - 5. 2-way 4-bit Multiplexer
 - 6. 8-way 4-bit Multiplexer
 - 7. Register Bank
 - 8. Program ROM
 - 9. Instruction Decoder
 - 10. Slow Clock
- After Creating above components, we tested their functionalities using simulation codes.
- o Then we connected these components using busses.
- Finally, we tested their functionalities using BASYS3 board.

> Assembly program

```
MOVI R1,1
            ; R1 ← 1
MOVI R2,2
            ; R2 ←2
MOVI R3,3
            ; R3 ←3
MOVI R7,0
            ; R7 ←0
ADD R7,R1
            ; R7 ←R7 + R1
            ; R7 ← R7 + R2
ADD R7,R2
             ; R7 ← R7 + R3
ADD R7,R3
JZR RO,7
             ; If R0 = 0 jump to line 7
```

> Machine code

- **1**00010000001
- 100100000010
- **1**00110000011
- 101110000000
- 001110010000
- **001110100000**
- **•** 001110110000
- **110000000111**

> All VHDL Codes

- Source Codes
 - 4- bit adder subtracter

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity AdderSubtracter is
  Port ( A: in STD_LOGIC_Vector(3 downto 0);
      B: in STD_LOGIC_vector(3 downto 0);
     C_in : in STD_LOGIC_vector(1 downto 0);
     S: out STD_LOGIC_vector(3 downto 0);
     C_out : out STD_LOGIC;
     Zero: out std_logic;
     C_out_plus : out std_logic);
end AdderSubtracter;
architecture Behavioral of AdderSubtracter is
component FA
port (
A: in std_logic;
B: in std_logic;
C_in: in std_logic;
S: out std_logic;
C_out: out std_logic);
end component;
```

```
SIGNAL FAO_S, FAO_C, FA1_S, FA1_C, FA2_S, FA2_C, FA3_S, FA3_C, output,
C_tmp : std_logic;
signal B_out,S0 : std_logic_vector(3 downto 0);
begin
B_{out}(0) \le (C_{in}(0) \text{ and (not } C_{in}(1))) \text{ xor } B(0);
B_{out}(1) \le (C_{in}(0) \text{ and (not } C_{in}(1))) \text{ xor } B(1);
B_{out}(2) \le (C_{in}(0) \text{ and (not } C_{in}(1))) \text{ xor } B(2);
B_{out}(3) \le (C_{in}(0) \text{ and (not } C_{in}(1))) \text{ xor } B(3);
C_{tmp} \le (C_{in}(0) \text{ and (not } C_{in}(1)));
FA_0 : FA
  port map (
     A => A(0),
     B \Rightarrow B_out(0),
     C_in => C_tmp,
     S => SO(0),
     C_Out => FA0_C);
FA_1 : FA
  port map (
     A => A(1),
     B \Rightarrow B_out(1),
     C_in => FA0_C,
     S => SO(1),
     C_Out => FA1_C);
FA 2: FA
   port map (
     A => A(2),
      B \Rightarrow B_out(2),
     C_in => FA1_C,
     S => SO(2),
     C_Out => FA2_C);
FA 3: FA
   port map (
     A => A(3),
     B \Rightarrow B \text{ out}(3),
     C_in => FA2_C,
     S => SO(3),
     C_Out => output);
C_Out <= C_tmp AND (output xor FA2_C);</pre>
C_out_plus<= output and not(C_tmp);</pre>
Zero \leftarrow (NOT(C_in(1) OR C_in(0))) AND (not(SO(0) or SO(1) or SO(2) or SO(3)));
S<= S0;
```

```
3 – bit adder
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity adder_3_bit is
   Port ( A: in STD_LOGIC_Vector(2 downto 0);
      S: out STD_LOGIC_vector(2 downto 0));
end adder_3_bit;
architecture Behavioral of adder_3_bit is
component FA
 port (
 A: in std_logic;
 B: in std_logic;
 C_in: in std_logic;
 S: out std_logic;
 C_out: out std_logic);
 end component;
 SIGNAL FAO_C, FA1_C, FA2_C: std_logic;
begin
 FA_0 : FA
   port map (
     A => A(0),
     B => '1',
     C_in => '0',
     S => S(0),
     C_Out => FA0_C);
 FA_1: FA
   port map (
     A => A(1),
     B => '0',
     C_in => FA0_C,
     S => S(1),
     C_Out => FA1_C);
 FA_2: FA
   port map (
     A => A(2),
     B => '0',
     C_in => FA1_C,
     S => S(2),
     C_Out => FA2_C);
     end Behavioral;
```

• 3 – bit program counter

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity program_Counter is
  Port ( D : in STD_LOGIC_VECTOR (2 downto 0);
      Reset: in STD_LOGIC:='0';
      Clk: in STD_LOGIC;
      Q: out STD_LOGIC_vector(2 downto 0):="000");
end program_Counter;
architecture Behavioral of program_Counter is
begin
  process(Clk) begin
  if(rising_edge(Clk)) then
    if Reset = '1' then
       Q <= "000";
    else
       Q \leq D;
    end if;
   end if;
end process;
end Behavioral;
2 – way 3 – bit Multiplexer
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity MUX_2_way_3_bit is
Port (I0: in STD LOGIC VECTOR (2 downto 0);
     I1 : in STD_LOGIC_VECTOR (2 downto 0);
     D: out STD_LOGIC_VECTOR (2 downto 0);
     S: in STD_LOGIC);
end MUX_2_way_3_bit;
architecture Behavioral of MUX 2 way 3 bit is
Signal Z1,Z2,Z3,Z4,Z5,Z6: STD_LOGIC;
begin
Z1 \le (I0(0) \text{ AND not S});
Z2 <= (I1(0) AND S);
```

```
Z3 \le (IO(1) \text{ AND not S});
 Z4 <= (I1(1) AND S);
 Z5 \le (IO(2) \text{ AND not S});
 Z6 \le (I1(2) AND S);
 D(0) \le Z1 \text{ OR } Z2;
 D(1) \le Z3 \text{ OR } Z4;
 D(2) \le Z5 \text{ OR } Z6;
 end Behavioral;
2 – way 4- bit Multiplexer
 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 entity MUX_2_way_4_bit is
    Port ( 10 : in STD_LOGIC_VECTOR (3 downto 0);
        I1 : in STD_LOGIC_VECTOR (3 downto 0);
        D: out STD_LOGIC_VECTOR (3 downto 0);
        S: in STD_LOGIC);
 end MUX_2_way_4_bit;
 architecture Behavioral of MUX_2_way_4_bit is
 Signal Z1,Z2,Z3,Z4,Z5,Z6,Z7,Z8 : STD_LOGIC;
 begin
 Z1 \le (I0(0) \text{ AND not S});
 Z2 <= (I1(0) AND S);
 Z3 \le (IO(1) \text{ AND not S});
 Z4 \le (I1(1) AND S);
 Z5 \ll (IO(2) \text{ AND not S});
 Z6 \le (I1(2) AND S);
 Z7 \le (IO(3) \text{ AND not S});
 Z8 \le (I1(3) AND S);
 D(0) \le Z1 OR Z2;
 D(1) \le Z3 \text{ OR } Z4;
 D(2) \le Z5 \text{ OR } Z6;
 D(3) \le Z7 \text{ OR } Z8;
 end Behavioral;
```

• 8 – way 4-bit Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity MUX_8_way_4_bit is
  Port (I0: in STD LOGIC VECTOR (3 downto 0);
     I1 : in STD_LOGIC_VECTOR (3 downto 0);
     12 : in STD_LOGIC_VECTOR (3 downto 0);
     13 : in STD_LOGIC_VECTOR (3 downto 0);
     14: in STD LOGIC VECTOR (3 downto 0);
     15 : in STD_LOGIC_VECTOR (3 downto 0);
     16 : in STD_LOGIC_VECTOR (3 downto 0);
     17 : in STD_LOGIC_VECTOR (3 downto 0);
     D: out STD_LOGIC_VECTOR (3 downto 0);
     S: in STD_LOGIC_VECTOR (2 downto 0);
      En : in std_logic);
end MUX_8_way_4_bit;
architecture Behavioral of MUX_8_way_4_bit is
Component Mux_8_1
port( S : in STD_LOGIC_VECTOR (2 downto 0);
     D: in STD_LOGIC_VECTOR (7 downto 0);
     EN: in STD_LOGIC;
     Y: out STD_LOGIC);
end component;
begin
Mux_0:Mux_8_1
port map(
S \Rightarrow S,
D(0) => 10(0),
D(1) => I1(0),
D(2) => 12(0),
D(3) => 13(0),
D(4) => 14(0),
D(5) => 15(0),
D(6) => 16(0),
D(7) => 17(0),
Y => D(0),
EN => En
);
Mux_1:Mux_8_1
port map(
S \Rightarrow S,
```

```
D(0) => I0(1),
D(1) => I1(1),
D(2) => I2(1),
D(3) => 13(1),
D(4) => 14(1),
D(5) => I5(1),
D(6) => 16(1),
D(7) => 17(1),
Y => D(1),
EN => En
);
Mux_2:Mux_8_1
port map(
S => S,
D(0) => IO(2),
D(1) => I1(2),
D(2) => I2(2),
D(3) => 13(2),
D(4) => 14(2),
D(5) => 15(2),
D(6) => 16(2),
D(7) => 17(2),
Y => D(2),
EN => En
);
Mux_3:Mux_8_1
port map(
S \Rightarrow S,
D(0) => 10(3),
D(1) => I1(3),
D(2) => I2(3),
D(3) => 13(3),
D(4) => 14(3),
D(5) => 15(3),
D(6) => 16(3),
D(7) => 17(3),
Y => D(3),
EN => En
);
end Behavioral;
```

Register Bank

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Register_Bank is
  Port (Clk: in STD LOGIC;
     Reg_En : in STD_LOGIC_VECTOR (2 downto 0);
     D: in STD_LOGIC_VECTOR (3 downto 0);
     S_out_0 : out STD_LOGIC_VECTOR (3 downto 0);
     S out 1: out STD LOGIC VECTOR (3 downto 0);
     S_out_2 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_3 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_4 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_5 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_6: out STD_LOGIC_VECTOR (3 downto 0);
     S_out_7 : out STD_LOGIC_VECTOR (3 downto 0);
     reset : in std_logic);
end Register Bank;
architecture Behavioral of Register_Bank is
component Decoder_3_to_8
Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
     EN: in STD_LOGIC;
     Y: out STD_LOGIC_VECTOR (7 downto 0));
end component;
component Reg
Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
     En: in STD_LOGIC;
     Clk: in STD_LOGIC;
     Q: out STD_LOGIC_VECTOR (3 downto 0);
     reset : in std_logic);
end component;
signal out_Dec : std_logic_vector(7 downto 0);
begin
  Decoder_3_to_8_0: Decoder_3_to_8
    port map(
      I => Reg_En ,
      EN => '1',
      Y => out Dec);
```

```
Reg_0:Reg
    port map(
       reset => reset,
       D => D,
       En => out_Dec(0),
       Clk => Clk,
       Q => S_out_0);
Reg_1:Reg
  port map(
    reset => reset,
    D \Rightarrow D,
    En => out_Dec(1),
    Clk => Clk,
    Q => S_out_1);
Reg_2:Reg
   port map(
    reset => reset,
    D => D,
    En => out_Dec(2),
    Clk => Clk,
    Q => S_out_2);
Reg_3:Reg
  port map(
    reset => reset,
    D \Rightarrow D,
    En => out_Dec(3),
    Clk => Clk,
    Q \Rightarrow S_out_3;
Reg_4:Reg
   port map(
    reset => reset,
    D \Rightarrow D,
    En => out_Dec(4),
    Clk => Clk,
    Q => S_out_4);
Reg_5:Reg
   port map(
    reset => reset,
    D => D,
    En => out_Dec(5),
    Clk => Clk,
    Q => S_out_5);
Reg_6:Reg
   port map(
```

```
reset => reset,
    D => D,
    En => out_Dec(6),
    Clk => Clk,
    Q => S_out_6);
Reg_7:Reg
  port map(
    reset => reset,
    D \Rightarrow D,
    En => out_Dec(7),
    Clk => Clk,
    Q \Rightarrow S_out_7;
end Behavioral;
Program Rom
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
entity ROM is
  Port ( address : in STD_LOGIC_VECTOR (2 downto 0);
     data: out STD_LOGIC_VECTOR (11 downto 0));
end ROM;
architecture Behavioral of ROM is
type rom_type is array (0 to 7) of std_logic_vector(11 downto 0);
signal program_ROM : rom_type := (
          "100010000001", --MOVI R1,1
          "100100000010", --MOVI R2,2
          "100110000011", --MOVI R3,3
          "101110000000", --MOVI R7,0
          "001110010000", --ADD R7,R1
          "001110100000", --ADD R7,R2
          "001110110000", --ADD R7,R3
          "11000000111" --JZR R0,7
);
begin
data <= program_ROM(to_integer(unsigned(address)));</pre>
end Behavioral;
```

Instruction Decoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Instruction Decoder is
  Port ( data : in STD_LOGIC_VECTOR (11 downto 0);
      Reg_check_jump : in STD_LOGIC_VECTOR(3 downto 0);
      Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
      Reg Sel A: out STD LOGIC VECTOR (2 downto 0);
      Load_sel: out STD_LOGIC;
      Immediate_val : out STD_LOGIC_VECTOR (3 downto 0);
      Reg_Sel_B : out STD_LOGIC_VECTOR (2 downto 0);
      Add_Sub_Sel: out STD_LOGIC_VECTOR(1 downto 0);
      Jump_Flag : out STD_LOGIC;
      Address_To_Jump: out STD_LOGIC_VECTOR (2 downto 0));
end Instruction_Decoder;
architecture Behavioral of Instruction_Decoder is
begin
  Reg_En <= data(9 downto 7);</pre>
  Reg_Sel_A <= data(9 downto 7);
  Reg_Sel_B <= data(6 downto 4);</pre>
  Load Sel <= data(11)and not(data(10));
  Immediate_val <= data(3 downto 0);</pre>
  Add_Sub_Sel <= data(11 downto 10);
  --Jump_Flag <= ((NOT Reg_check_jump(0)) AND (NOT Reg_check_jump(1))
AND (NOT Reg_check_jump(2)) AND (NOT Reg_check_jump(3))) AND data(11)
AND data(10);
  Jump Flag <= NOT( Reg check jump(0) Or Reg check jump(1) OR
Reg_check_jump(2) OR Reg_check_jump(3)) AND data(11) AND data(10);
  Address_To_Jump <= data(2 downto 0);
end Behavioral;
Slow Clock
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Slow_clk is
  Port ( Clk_in : in STD_LOGIC;
```

```
Clk_out : out STD_LOGIC);
end Slow_clk;
architecture Behavioral of Slow_clk is
  signal count: integer:=1;
  signal clk_status: std_logic:='0';
begin
  process(Clk_in)
  begin
    if(rising_edge(Clk_in)) then
       count<=count+1;</pre>
       if(count = 1) then
         clk_status <= not(clk_status);</pre>
         Clk_out <= clk_status;
         count<=1;
         end if;
       end if;
  end process;
end Behavioral;
Nano Processor
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity NanoProcessor is
```

port(Clk : in STD_LOGIC; Reset : in STD_LOGIC;

```
Reg7_Seg : out STD_LOGIC_VECTOR (6 downto 0);
     Zero: out STD_LOGIC;
     Overflow : out STD LOGIC;
     Reg7 out : out std logic vector(3 downto 0);
     Anode: out std_logic_vector(3 downto 0));
end NanoProcessor;
architecture Behavioral of NanoProcessor is
component Slow_clk Port ( Clk_in : in STD_LOGIC;
     Clk_out : out STD_LOGIC);
end component;
component Register_Bank port(
     reset: in std logic;
     Clk: in STD_LOGIC;
     Reg_En : in STD_LOGIC_VECTOR (2 downto 0);
     D: in STD LOGIC VECTOR (3 downto 0);
     S_out_0 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_1 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_2 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_3 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_4 : out STD_LOGIC_VECTOR (3 downto 0);
     S_out_5 : out STD_LOGIC_VECTOR (3 downto 0);
     S out 6: out STD LOGIC VECTOR (3 downto 0);
     S_out_7 : out STD_LOGIC_VECTOR (3 downto 0));
end component;
component MUX 2 way 3 bit Port(
     10 : in STD_LOGIC_VECTOR (2 downto 0);
     I1 : in STD_LOGIC_VECTOR (2 downto 0);
     S: in STD_LOGIC;
     D: out STD_LOGIC_VECTOR (2 downto 0));
end component;
component Instruction_Decoder
Port ( data : in STD_LOGIC_VECTOR (11 downto 0);
     Reg check jump: in STD LOGIC VECTOR(3 downto 0);
     Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
     Reg Sel A: out STD LOGIC VECTOR (2 downto 0);
     Load sel: out STD LOGIC;
     Immediate_val : out STD_LOGIC_VECTOR (3 downto 0);
     Reg_Sel_B : out STD_LOGIC_VECTOR (2 downto 0);
     Add Sub Sel: out STD LOGIC VECTOR(1 downto 0);
     Jump_Flag: out STD_LOGIC;
```

```
Address_To_Jump : out STD_LOGIC_VECTOR (2 downto 0));
end component;
component MUX_2_way_4_bit Port(
     I0 : in STD_LOGIC_VECTOR (3 downto 0);
     I1 : in STD_LOGIC_VECTOR (3 downto 0);
     S: in STD LOGIC;
     D: out STD_LOGIC_VECTOR (3 downto 0));
end component;
component Mux_8_Way_4_Bit port(
     10 : in STD_LOGIC_VECTOR (3 downto 0);
     I1 : in STD_LOGIC_VECTOR (3 downto 0);
     12 : in STD_LOGIC_VECTOR (3 downto 0);
     13 : in STD_LOGIC_VECTOR (3 downto 0);
     14: in STD LOGIC VECTOR (3 downto 0);
     15 : in STD_LOGIC_VECTOR (3 downto 0);
     16 : in STD_LOGIC_VECTOR (3 downto 0);
     17: in STD LOGIC VECTOR (3 downto 0);
     D: out STD_LOGIC_VECTOR (3 downto 0);
     S: in STD_LOGIC_VECTOR (2 downto 0);
     En: in std logic);
end component;
component ROM
Port (address: in STD_LOGIC_VECTOR (2 downto 0);
   data: out STD_LOGIC_VECTOR (11 downto 0));
end component;
component adder 3 bit port(
     A: in STD_LOGIC_VECTOR (2 downto 0);
     S: out STD_LOGIC_VECTOR (2 downto 0)
);
end component;
component AdderSubtracter
Port ( A: in STD_LOGIC_VECTOR (3 downto 0);
     B: in STD_LOGIC_VECTOR (3 downto 0);
     C_in : in STD_LOGIC_VECTOR(1 downto 0);
     S: out STD LOGIC VECTOR (3 downto 0);
     C_out : out STD_LOGIC;
     Zero : out Std logic;
     C_out_plus : out std_logic);
end component;
component program_Counter
  Port ( D: in STD_LOGIC_VECTOR (2 downto 0);
     Q: out STD LOGIC VECTOR (2 downto 0);
```

```
Clk: in STD_LOGIC;
     Reset: in STD_LOGIC);
end component;
component LUT_16_7
  port( address : in STD_LOGIC_VECTOR (3 downto 0);
     data: out STD_LOGIC_VECTOR (6 downto 0));
end component;
signal
Reg\_En0, Mux0\_Out, Mux0\_I0, Mux0\_I1, Reg\_Sel\_Out\_A, Reg\_Sel\_Out\_B, Mem\_Se
I: STD_LOGIC_VECTOR (2 downto 0);
signal
Reg_In,Reg_Out_0,Reg_Out_1,Reg_Out_2,Reg_Out_3,Reg_Out_4,Reg_Out_5,Re
g_Out_6,Reg_Out_7,Reg_Check_In,Im_Val, AddSubOut,Mux_B_Out:
STD_LOGIC_VECTOR (3 downto 0);
signal I_Dec_In : std_logic_vector(11 downto 0);
signal Mux0_Sel,I_Load_sel,slowClk, C_out_plus: std_logic;
signal AddSubSel : std_logic_vector(1 downto 0);
begin
  Anode <= "1110";
  Slow_Clock : Slow_clk
  Port map( Clk_in => Clk,
       Clk_out => slowClk );
  RegisterBank: Register_Bank
    port map(
       reset => Reset,
       Clk => slowClk,
       Reg En => Reg En0,
       D => Reg_In,
       S_out_0 => Reg_Out_0,
       S_out_1 => Reg_Out_1,
       S out 2 \Rightarrow \text{Reg Out } 2,
       S_out_3 => Reg_Out_3,
       S out 4 => Reg Out 4,
       S_out_5 => Reg_Out_5,
       S_out_6 => Reg_Out_6,
       S_out_7 => Reg_Out_7
  );
```

```
Mux_2_way_3_bit0 : MUX_2_way_3_bit
port map( I0 => Mux0_I0,
     I1 => Mux0_I1,
     S => Mux0 Sel,
     D => Mux0_Out
     );
Instruction Decorder: Instruction\_Decoder
      Port map(data => I_Dec_In,
           Reg_check_jump => Reg_Check_In,
           Reg_En => Reg_EnO,
           Reg_Sel_A => Reg_Sel_Out_A,
           Load_sel => I_Load_sel,
           Immediate_val => Im_Val,
           Reg_Sel_B => Reg_Sel_Out_B,
          Add Sub Sel => AddSubSel,
          Jump_Flag => Mux0_Sel,
           Address_To_Jump => Mux0_I1);
Mux2Way4Bit: MUX_2_way_4_bit Port map(
                IO => AddSubOut,
                11 => Im Val,
                S => I_Load_sel,
                D => Reg_In);
Mux8Way4Bit_1: Mux_8_Way_4_Bit port map(
     I0 => Reg_Out_0,
     I1 => Reg_Out_1,
     12 => Reg_Out_2,
     13 => Reg_Out_3,
     I4 => Reg_Out_4,
     15 => Reg Out 5,
     I6 => Reg_Out_6,
     17 => Reg_Out_7,
     D => Reg_Check_In,
     S => Reg_Sel_Out_A,
     En => '1');
Mux8Way4Bit_2: Mux_8_Way_4_Bit port map(
     10 \Rightarrow \text{Reg Out } 0,
     I1 => Reg_Out_1,
     12 => Reg_Out_2,
     I3 => Reg_Out_3,
     14 => Reg Out 4,
     I5 => Reg_Out_5,
```

```
16 => Reg_Out_6,
     I7 => Reg_Out_7,
     D => Mux_B_Out,
     S => Reg_Sel_Out_B,
      En => '1');
ROM0: ROM
     Port map ( address => Mem_Sel,
         data => I_Dec_In);
Adder: adder_3_bit
      port map(
       A => Mem_Sel,
        S => Mux0_I0 );
Adder_Sub : AdderSubtracter
  Port map ( A => Mux_B_Out,
      B => Reg_Check_In,
     C_in => AddSubSel,
     S => AddSubOut,
     C out => Overflow,
     Zero => Zero);
Program_Counter0 : program_Counter
       Port map( D => Mux0_Out,
          Q => Mem_Sel,
          Clk => slowClk,
          Reset => Reset);
S_Seg_Out: LUT_16_7
      port map( address => Reg_Out_7,
            data => Reg7_Seg);
Reg7_out <= Reg_Out_7;</pre>
end Behavioral;
```


Simulation Codes

You can get the respective simulation codes by following hyperlinks.

- adder Subtractor TB
- 3 bit adder TB
- <u>3 bit program counter_TB</u>
- 2-way 3-bit mux TB
- 2-way 4-bit Mux TB
- 8-way 4-bit Mux TB
- RegisterBank TB
- ROM TB
- <u>Instruction Decorder TB</u>
- NanoProcessor TB

Timing Diagrams

Adder_Subtractor




• 3-bit Adder

		0.000 ns								
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns 500 ns	600 ns	700 ns	800 ns	900 ns
> W A[2:0]	1	1	2	3	2	3			7	
> W S[2:0]	2	2	3	4	3	4			0	

• 3- bit program counter



• 2-way 3-bit Multiplexer




• 2 - way 4- bit Multiplexer

Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns
						d		
	<u> </u>					7		
	,	i)	<u> </u>				7	
\ \	alue		alue 0 ns 100 ns	5, 25, 11, 11, 12, 12, 13, 11, 11, 12, 13, 13, 11, 11, 11, 11, 11, 11, 11, 11			d 1 7	d


• 8 – way 4- bit Multiplexer

										1,000	.000 ns
Name	Value	0 ns		200 ns	1	400 ns		600 ns		800 ns	
> 🛂 10[3:0]	f						f				
> W I1[3:0]	е						e				
> 🛂 [2[3:0]	d						ď				
> 🛂 [3:0]	С						c				
> 🛂 [4[3:0]	b						b				
> 🛂 15[3:0]	а						a				
> 🛂 [6[3:0]	9						9				
> 🛂 [7[3:0]	8						8				
> W D[3:0]	8	f	e	d	Х с	ь	a	9	Χ	8	
> W S[2:0]	7	0	1	2	Х	4	5	6	(7	
™ En	1										

Register Bank




• Program Counter



• Instruction Decoder

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns
> V data[11:0]	c07	2e0	580	b8a	d07	K		۰	07	
> W Reg_chep[3:0]	0		5		*			0		
> W Immediaal[3:0]	7			a	X			7		
> W Addressmp[2:0	7)	2	X			7		
> W Reg_En[2:0]	0	5	3	7	2	k			0	
> W Reg_Sel_A[2:0]	0	5	3	7	2				0	
> W Reg_Sel_B[2:0]	0	4	(0			
le Load_sel	0									
🌡 Jump_Flag	1									
> W Add_Subel[1:0]	3	0	1	2				3		

Nano Processor



Conclusion

- Using buses instead of many parallel wires simplifies the design process for a microprocessor in VHDL.
- Simulating and testing each component is critical to ensure the reliability and correctness of the final product.
- Building a microprocessor in VHDL provides an opportunity to gain a deeper understanding of the internal structure and operation of such devices.

- The project can help develop valuable teamwork skills as multiple individuals work together to create a complex system.
- The project requires hardcoding assembly instructions as binary values into ROM since microprocessors only understand machine language.
- From this project we learn how to debug, test, and optimize their circuit designs using simulation tools and on the development board.

> Contribution Of Each Member

Name	Designing Parts	No. Of Hours Spend		
Guruge S.M.L	Instruction Decoder 8-way 4-bit Multiplexer 4-bit Add/Subtract Unit Program ROM Register Bank	12 Hours		
Gunathunga W.S.D	2-way 3-bit Multiplexer 2-way 4-bit Multiplexer 3-bit Adder 3-bit Program Counter Clock Controller	12 Hours		