

1. Briefly discuss about Verilog HDL. Describe its history, uses and features.

Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system

like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can

describe any digital hardware at any level. Designs, which are described in HDL are independent of technology,

very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.

Verilog supports a design at many levels of abstraction. The major three are –

- Behavioral level
- Register-transfer level
- Gate level

Verilog HDL was invented by Phil Moorby and Prabhu Goel around 1984. It served as a proprietary hardware

modeling language owned by Gateway Design Automation Inc. At that time, the language was not standardized.

It modified itself in almost all the revisions that came out between 1984 to 1990.

Uses:

We can use Verilog HDL for designing hardware and for creating test entities to verify the behavior

of a piece of hardware. Verilog HDL is used as an entry format by a variety of EDA tools

Features:

- Verilog is case sensitive.
- In verilog, Keywords are defined in lower case.
- In Verilog, Most of the syntax is adopted from "C" language.
- Verilog can be used to model a digital circuit at Algorithm, RTL, Gate and Switch level.
- There is no concept of package in Verilog.
- It also supports advanced simulation features like TEXTIO, PLI, and UDPs.

2. Write a program to display Name, Roll no and Address.

```
1  module hello_world;
2  initial
3  begin
4      $display("Smita Dangi");
5      $display("Roll_no: 33");
6      $display("Address-Itahari");
7  end
8  endmodule
```


Command Prompt

```
D:\Smita Co>iverilog -o ques.vpp new1.v

D:\Smita Co>vvp ques.vpp
Smita Dangi
Roll_no: 33
Address-Itahari

D:\Smita Co>
```

3. Write a program to implement Circuit.



```
1  module circuit_one(A,B,C,X,Y);
2      input A,B,C;
3      output X,Y;
4      wire e;
5          and g1(e,A,B);
6          or g3(X,e,Y);
7          not g2(Y,C);
8  endmodule
9
```

Test.v

```
1  module crctone;
2      reg A,B,C;
3      wire X,Y;
4      circuit_one DUT(A,B,C,X,Y);
5      initial
6      begin
7          $dumpfile("cir-one.vcd");
8          $dumpvars(0,crctone);
9          $display("Smita,33,3rdsem");
10         A=1;B=0;C=1;
11         #10 A=1;B=1;C=1;
12         #10 C=0;
13         #10 $finish;
14     end
15 endmodule
16
```

Output:

```
Command Prompt

D:\Smita Co>iverilog -o lab2.vvp new2.v new2t.v

D:\Smita Co>vvp lab2.vvp
VCD info: dumpfile cir-one.vcd opened for output.
Smita,33,3rdsem

D:\Smita Co>
```

4. Write a program to implement full adder.

```
1  module f1(A,B,Cin,Sum,Carry);
2      input A,B,Cin;
3      output Sum,Carry;
4      assign Sum =A^B^Cin;
5      assign Carry= A&Cin|A&B|B&Cin;
6  endmodule
```

```
1  module f2;
2      reg a,b, cin;
3      wire Sum, Carry;
4      f1 fulladder(.A(a), .B(b), .Cin(cin), .Sum(sum), .Carry(carry));
5      initial
6      begin
7          $dumpfile("f1.vcd");
8          $dumpvars(0,f2);
9          $monitor("A= %b, B=%b, Cin=%b, Sum=%b, Carry=%b,/n",a,b,cin,sum,carry);
10         a=1'b0;
11         b=1'b0;
12         cin=1'b0;
13         #5
14
15         a=1'b0;
16         b=1'b0;
17         cin=1'b1;
18         #5
19         a=1'b0;
20         b=1'b1;
21         cin=1'b0;
22
23         #5
24         a=1'b0;
25         b=1'b1;
26         cin=1'b1;
27
```

```

28     #5
29     a=1'b1;
30     b=1'b0;
31     cin=1'b0;
32
33     #5
34     a=1'b1;
35     b=1'b0;
36     cin=1'b1;
37
38     #5
39     a=1'b1;
40     b=1'b1;
41     cin=1'b0;
42
43     #5
44     a=1'b1;
45     b=1'b1;
46     cin=1'b1;
47 end
48 endmodule

```

Output:

```

C:\ Command Prompt

D:\Smita Co>iverilog -o lab3.vvp new3.v new3t.v

D:\Smita Co>vvp lab3.vvp
VCD info: dumpfile f1.vcd opened for output.
A= 0, B=0, Cin=0, Sum=0, Carry=0,/n
A= 0, B=0, Cin=1, Sum=1, Carry=0,/n
A= 0, B=1, Cin=0, Sum=1, Carry=0,/n
A= 0, B=1, Cin=1, Sum=0, Carry=1,/n
A= 1, B=0, Cin=0, Sum=1, Carry=0,/n
A= 1, B=0, Cin=1, Sum=0, Carry=1,/n
A= 1, B=1, Cin=0, Sum=0, Carry=1,/n
A= 1, B=1, Cin=1, Sum=1, Carry=1,/n

D:\Smita Co>

```

5. Write a program to add two 4-bit numbers and display the overflow if present.

```
1  module adder4(inA, inB, Cin, Sum, Cout);
2      input[3:0] inA,inB;
3      input Cin;
4      output[3:0] Sum;
5      output Cout;
6      assign {Cout, Sum}=A+B+Cin;
7  endmodule
```

```
1  module addtest;
2      reg[3:0] A;
3      reg[3:0] B;
4
5      wire[3:0] Sum;
6      reg Cin;
7      wire Cout;
8      adder4 Add(.inA(A), .inB(B), .Cin(Cin), .Sum(Sum), .Cout(Cout));
9      initial
10         begin
11             $monitor ($time, "A=%b, B=%b, Sum=%b, Cin=%b, Cout=%b", A, B, Sum, Cin, Cout);
12             $dumpfile("add-test.vcd");
13             $dumpvars(0, addtest);
14             #5 A=4'b0110; B=4'b0011; Cin=1;
15             #5 $finish;
16         end
17     endmodule
```

Command Prompt

```
D:\Smita Co>iverilog -o lab5.vvp add.v addt.v

D:\Smita Co>vvp lab5.vvp
VCD info: dumpfile add-test.vcd opened for output.
           0A=xxxx, B=xxxx, Sum=xxxx, Cin=x, Cout=x
           5A=0110, B=0011, Sum=xxxx, Cin=1, Cout=x

D:\Smita Co>
```

6. Write a program to add two 8-bit numbers and display the overflow if present.

```
1  module adder8(A,B,Cin,Sum,Cout);
2      input[7:0]A,B;
3      input Cin;
4      output Cout;
5      output[7:0] Sum;
6      assign{Cout,Sum}=A+B+Cin;
7  endmodule
8
```

```
1  module add_test;
2      reg[7:0]A;
3      reg[7:0]B;
4      wire[7:0]Sum;
5      reg Cin;
6      wire Cout;
7      adder8 Add(.A(A),.B(B),.Cin(Cin),.Sum(Sum),.Cout(Cout));
8      initial
9      begin
10         $monitor($time,"A=%b,B=%b,Sum=%b,Cin=%b,Cout=%b",A,B,Sum,Cin,Cout);
11         $dumpfile("add_test.vcd");
12         $dumpvars(0,add_test);
13         $display("Smita Dangl");
14         #5 A=8'b11000110;B=8'b10000011;Cin=1;
15         #5 A=8'b11111111;B=8'b11111111;Cin=0;
16         #5 $finish;
17     end
18 endmodule
19
```

Command Prompt

```
D:\Smita Co>iverilog -o lab6.vvp new6.v new6t.v
```

```
D:\Smita Co>vvp lab6.vvp
```

```
VCD info: dumpfile add_test.vcd opened for output.
```

```
Smita Dangl
```

```
0A=xxxxxxxx,B=xxxxxxxx,Sum=xxxxxxxx,Cin=x,Cout=x
5A=11000110,B=10000011,Sum=01001010,Cin=1,Cout=1
10A=11111111,B=11111111,Sum=11111110,Cin=0,Cout=1
```

```
D:\Smita Co>
```

7. Write a program to implement 16X1 multiplexer.4

```
1 //16*1 mux design
2 module mux16to1(in, sel, out);
3     input[15:0] in;
4     input[3:0]sel;
5     output out;
6     assign out= in[sel];
7 endmodule
8
```

```
1 module muxtest;
2 reg[15:0]A; reg[3:0]S; wire F;
3 mux16to1 M(.in(A),.sel(S),.out(F));
4 initial
5     begin
6         $dumpfile("mux16to1.vcd");
7         $dumpvars(0,muxtest);
8         $monitor($time, "A=%h,S=%h,F=%b",A,S,F);
9         #5 A=16'h3f0a; S=4'h0;
10        #5 S=4'h1;
11        #5 S=4'h6;
12        #5 S=4'hc;
13        #5 $finish;
14    end
15 endmodule
```

```
D:\Smita Co>iverilog -o lab7.vvp new7.v new7t.v
```

```
D:\Smita Co>vvp lab7.vvp
```

```
VCD info: dumpfile mux16to1.vcd opened for output.
```

```
0A=xxxx,S=x,F=x
```

```
5A=3f0a,S=0,F=0
```

```
10A=3f0a,S=1,F=1
```

```
15A=3f0a,S=6,F=0
```

```
20A=3f0a,S=c,F=1
```

```
D:\Smita Co>
```


8. Write a program to implement 8X1 multiplexer

```
1  module mult(inA,inB,ouPro);
2  input[7:0] inA;
3  input[7:0] inB;
4  output[7:0] ouPro;
5      assign ouPro=inA*inB;
6  endmodule
7
```

```
1  module multtest;
2  reg[7:0] A;
3  reg[7:0] B;
4  wire[7:0] F;
5      mult M(.inA(A),.inB(B),.ouPro(F));
6      initial
7      begin
8          $dumpfile("mul-assign8.vcd");
9          $dumpvars(0, multtest);
10         $monitor($time,"A=%b,B=%b,F=%b",A,B,F);
11         $display("Smita Dangi");
12         #5 A=8'b11101001;B=8'b00001110;
13         #5 A=8'b11010101;B=8'b11111110;
14         #5 $finish;
15     end
16 endmodule
17
```

```

D:\Smita Co>iverilog -o lab8.vvp new8.v new8t.v

D:\Smita Co>vvp lab8.vvp
VCD info: dumpfile mul-assign8.vcd opened for output.
Smita Dangi
          0A=xxxxxxxx,B=xxxxxxxx,F=xxxxxxxx
          5A=11101001,B=00001110,F=10111110
          10A=11010101,B=11111110,F=01010110

D:\Smita Co>

```

9. Write a program to perform hardware implementation of Shift microoperation.

```

1  module shi(si_ir, si_il, a0, a1, a2, a3, inreg1, sel, H0, H1, H2, H3);
2  input si_ir;
3  input si_il;
4
5  input a0;
6  input a1;
7  input a2;
8  input a3;
9
10 input[1:0] inreg1;
11 input[1:0] inreg2;
12 input[1:0] inreg3;
13 input[1:0] inreg4;
14 input sel;
15
16 output H0;
17 output H1;
18 output H2;
19 output H3;
20     assign inreg1={si_ir, a1};
21     assign inreg2={a0, a2};
22     assign inreg3={a1, a3};
23     assign inreg4={a2, si_il};
24
25     assign H0=inreg1[sel];
26     assign H1=inreg2[sel];
27     assign H2=inreg3[sel];
28     assign H3=inreg4[sel];
29 endmodule

```

```

1  module shiftest;
2  reg a0;
3  reg a1;
4  reg a2;
5  reg a3;
6  reg s;
7  reg IR=0;
8  reg IL=0;
9  wire H0;
10 wire H1;
11 wire H2;
12 wire H3;
13 shi SH(.si_ir(IR), .si_il(IL), .a0(a0), .a1(a1), .a2(a2), .a3(a3), .sel(s), .H0(H0), .H1(H1), .H2(H2), .H3(H3) );
14 initial
15     begin
16         $monitor($time, "H0=%b, H1=%b, H2=%b, H3=%b, S=%b", H0, H1, H2, H3, s );
17         #5 a0=0; a1=1; a2=1; a3=0; s=0;
18         #5 a0=0;
19         #5 a0=0; s=1;
20         #5 $finish;
21     end
22 endmodule

```

D:\Smita Co>iverilog -o lab9.vvp new9.v new9t.v

D:\Smita Co>vvp lab9.vvp

```

0H0=x, H1=x, H2=x, H3=x, S=x
5H0=1, H1=1, H2=0, H3=0, S=0
15H0=0, H1=0, H2=1, H3=1, S=1

```

D:\Smita Co>

10. Write a program to perform hardware implementation of logical microoperation.

```
1  module LogicOp(Ai, Bi, in, sel, out);
2      input[3:0] in;
3      input[1:0] sel;
4      output out;
5
6      wire a0;
7      wire a1;
8      wire a2;
9      wire a3;
10
11     input Ai;
12     input Bi;
13
14     and g0(a0,Ai,Bi);
15     or  g1(a1,Ai,Bi);
16     xor g2(a2,Ai,Bi);
17     not g3(a3,Ai);
18
19     assign in={a3, a2, a1, a0};
20     assign out=in[sel];
21
22 endmodule
```

```
1  module logictest;
2
3  reg Ain, Bin;
4  wire out;
5  reg[1:0] sel;
6
7  LogicOp Log(.Ai(Ain), .Bi(Bin), .sel(sel), .out(out));
8
9  initial
10     begin
11         $monitor($time, "Ai=%b, Bi=%b, out=%b, S=%b", Ain, Bin, out, sel );
12         Ain=0; Bin=1; sel=2'b00;$display("\n \t \t AND Operation");
13         #5 Ain=0; Bin=1; sel=2'b01;$display("\n \t \t OR Operation");
14         #5 Ain=0; Bin=1; sel=2'b10;$display("\n \t \t Xor Operation");
15         #5 Ain=0; Bin=1; sel=2'b11;$display("\n \t \t NOT Operation");
16         #5 $finish;
17     end
18 endmodule
```

```
D:\Smita Co>iverilog -o lab10.vvp new10.v new10t.v
```

```
D:\Smita Co>vvp lab10.vvp
```

```
    AND Operation
```

```
    0Ai=0, Bi=1, out=0, S=00
```

```
    OR Operation
```

```
    5Ai=0, Bi=1, out=1, S=01
```

```
    Xor Operation
```

```
    10Ai=0, Bi=1, out=1, S=10
```

```
    NOT Operation
```

```
    15Ai=0, Bi=1, out=1, S=11
```

```
D:\Smita Co>
```

Q. Write a program in C/C++/java to implement Booth Multiplication algorithm.

```
#include<iostream>
using namespace std;
void add(int a[], int x[], int q);
void complement(int a[], int n) {
    int i;
    int x[8] = { NULL };
    x[0] = 1;
    for (i = 0; i < n; i++) {
        a[i] = (a[i] + 1) % 2;
    }
    add(a, x, n);
}
void add(int ac[], int x[], int q) {
    int i, c = 0;
```

```

for (i = 0; i < q; i++) {
    ac[i] = ac[i] + x[i] + c;
    if (ac[i] > 1) {
        ac[i] = ac[i] % 2;
        c = 1;
    }else
        c = 0;
    }
}

void ashf(int ac[], int qr[], int &qn, int q) {
    int temp, i;
    temp = ac[0];
    qn = qr[0];
    cout << "\t\tashf\t\t";
    for (i = 0; i < q - 1; i++) {
        ac[i] = ac[i + 1];
        qr[i] = qr[i + 1];
    }
    qr[q - 1] = temp;
}

void display(int ac[], int qr[], int qrn) {
    int i;
    for (i = qrn - 1; i >= 0; i--)
        cout << ac[i];
    cout << " ";
    for (i = qrn - 1; i >= 0; i--)
        cout << qr[i];
}

int main(int argc, char **argv) {
    int mt[10], br[10], qr[10], sc, ac[10] = { 0 };
    int brn, qrn, i, qn, temp;
    cout << "\n--Enter the multiplicand and multiplier in signed 2's complement
form if negative--";
    cout << "\n Number of multiplicand bit=";
    cin >> brn;

```

```

cout << "\nmultiplicand=";
for (i = brn - 1; i >= 0; i--)
    cin >> br[i]; //multiplicand
for (i = brn - 1; i >= 0; i--)
    mt[i] = br[i];
complement(mt, brn);
cout << "\nNo. of multiplier bit=";
cin >> qrn;
sc = qrn;
cout << "Multiplier=";
for (i = qrn - 1; i >= 0; i--)
    cin >> qr[i];
qn = 0;
temp = 0;
cout << "qn\tq[n+1]\t\tBR\t\tAC\tQR\t\tsc\n";
cout << "\t\t\tinitial\t\t";
display(ac, qr, qrn);
cout << "\t\t" << sc << "\n";
while (sc != 0) {
    cout << qr[0] << "\t" << qn;
    if ((qn + qr[0]) == 1) {
        if (temp == 0) {
            add(ac, mt, qrn);
            cout << "\t\tsubtracting BR\t";
            for (i = qrn - 1; i >= 0; i--)
                cout << ac[i];
            temp = 1;
        }
        else if (temp == 1) {
            add(ac, br, qrn);
            cout << "\t\tadding BR\t";
            for (i = qrn - 1; i >= 0; i--)
                cout << ac[i];
            temp = 0;
        }
    }
}

```

```
        cout << "\n\t";
        ashr(ac, qr, qn, qrn);
    }
    else if (qn - qr[0] == 0)
        ashr(ac, qr, qn, qrn);
        display(ac, qr, qrn);
        cout << "\t";
        sc--;
        cout << "\t" << sc << "\n";
    }
    cout << "Result=";
    display(ac, qr, qrn);
}
```