1 Briefly discuss about Verilog HDL. Describe its history, uses and features.

Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system

like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can

describe any digital hardware at any level. Designs, which are described in HDL are independent of technology,

very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.

Verilog supports a design at many levels of abstraction. The major three are -

- Behavioral level
- Register-transfer level
- Gate level

Verilog HDL was invented by Phil Moorby and Prabhu Goel around 1984. It served as a proprietary hardware

modeling language owned by Gateway Design Automation Inc. At that time, the language was not standardized.

It modified itself in almost all the revisions that came out between 1984 to 1990.

Uses:

We can use Verilog HDL for designing hardware and for creating test entities to verify the behavior

of a piece of hardware. Verilog HDL is used as an entry format by a variety of EDA tools

Features:

- Verilog is case sensitive.
- In verilog, Keywords are defined in lower case.
- In Verilog, Most of the syntax is adopted from "C" language.
- Verilog can be used to model a digital circuit at Algorithm, RTL, Gate and Switch level.
- There is no concept of package in Verilog.
- It also supports advanced simulation features like TEXTIO, PLI, and UDPs.

2. Write a program to display Name, Roll no and Address.

```
module hello_world;
initial
begin

display("Sahan Maharjan");

sdisplay("Roll_no: 29");

display("Godawari");
end
endmodule
```

```
C:\Users\msaha\Desktop\Co Sahan>iverilog -o new1.vvp new1.v
C:\Users\msaha\Desktop\Co Sahan>vvp new1.vvp
Sahan Maharjan
Roll_no: 29
Godawari
C:\Users\msaha\Desktop\Co Sahan>
```

3. Write a Verilog program to simulate 16X1 multiplexer.

```
//16*1 mux design
module mux16to1(in, sel, out);
input[15:0] in;
input[3:0]sel;
output out;
assign out= in[sel];
endmodule
```

```
//16*1 mux testbench
      module muxtest;
      reg[15:0]A; reg[3:0]S; wire F;
      mux16to1 M(.in(A),.sel(S),.out(F));
      initial
    囙
          begin
              $dumpfile("mux16to1.vcd");
              $dumpvars(0,muxtest);
              $monitor($time, "A=%h,S=%h,F=%b",A,S,F);
              #5 A=16'h3f0a; S=4'h0;
10
11
              #5 S=4'h1;
              #5 S=4'h6:
12
13
              #5 S=4'hc;
14
              #5 $finish;
15
          end
16
      endmodule
```

```
C:\Users\msaha\Desktop\Co Sahan>iverilog -o lab.vvp mux.v mux2.v

C:\Users\msaha\Desktop\Co Sahan>vvp lab.vvp

VCD info: dumpfile mux16to1.vcd opened for output.

0A=xxxx,S=x,F=x
5A=3f0a,S=0,F=0
10A=3f0a,S=1,F=1
15A=3f0a,S=6,F=0
20A=3f0a,S=c,F=1

C:\Users\msaha\Desktop\Co Sahan>
```

4. Circuit example:

```
module circuit_one (A,B,C,x,y);
input A,B,C;
output x,y;
wire e;
and g1(e,A,B);
or g3(x,e,y);
not g2(y,C);
endmodule
```

Command Prompt

C:\Users\msaha\Desktop\Co Sahan>iverilog -o lab.vvp new2.v new3.v

C:\Users\msaha\Desktop\Co Sahan>

5. Write a program to add two 4-bit numbers and display the overflow if present.

```
module adder4(inA, inB, Cin, Sum, Cout);
input[3:0] inA,inB;
input Cin;
output[3:0] Sum;
output Cout;
assign {Cout, Sum}=A+B+Cin;
endmodule
```

```
module addtest;
reg[3:0] A;
reg[3:0] B;

wire[3:0] Sum;
reg Cin;
wire Cout;
    adder4 Add(.inA(A), .inB(B), .Cin(Cin), .Sum(Sum), .Cout(Cout));
    initial

begin
    $\mathref{smonitor}$ \mathref{smonitor}$ \mathref{smonitor}$ \mathref{stime}$, "A=%b, B=%b, Sum=%b, Cin=%b, Cout=%b", A, B, Sum, Cin, Cout);
    $\mathref{stumpvars}$ \mathref{stumpvars}$ \math
```

```
C:\Users\msaha\Desktop\Co Sahan>iverilog -o Lab.vvp addition.v add-test.v

C:\Users\msaha\Desktop\Co Sahan>vvp Lab.vvp

VCD info: dumpfile add-test.vcd opened for output.

0A=xxxx, B=xxxx, Sum=xxxx, Cin=x, Cout=x
5A=0110, B=0011, Sum=xxxx, Cin=1, Cout=x

C:\Users\msaha\Desktop\Co Sahan>
```

6. Write a program to perform hardware implementation of Shift microoperation.

```
module shi(si_ir, si_il, a0, a1, a2, a3, inreg1, sel, H0, H1, H2, H3);
      input si_ir;
      input si il:
      input a0;
      input a1;
      input a2;
      input a3;
      input[1:0] inreg1;
      input[1:0] inreg2;
10
      input[1:0] inreg3;
11
      input[1:0] inreg4;
12
      input sel;
13
      output H0:
14
      output H1;
15
      output H2;
16
      output H3;
17
          assign inreg1={si_ir, a1};
18
          assign inreg2={a0, a2};
19
          assign inreg3={a1, a3};
20
          assign inreg4={a2, si_il};
21
          assign H0=inreg1[sel];
22
          assign H1=inreg2[sel];
23
          assign H2=inreg3[sel];
24
          assign H3=inreg4[sel];
25
      endmodule
```

```
module shiftest;
reg a0;
reg a1;
reg a2;
reg a3;
reg s3;
reg s;
reg [R=0];
wire H0;
wire H1;
wire H2;
wire H3;
shi SH(.si_ir(IR), .si_il(IL), .a0(a0), .a1(a1), .a2(a2), .a3(a3), .sel(s), .H0(HD), .H1(H1), .H2(H2), .H3(H3));
initial
begin

Smonitor(Stime, "H0-%b, H1-%b, H2-%b, H3-%b, S-%b", H0, H1, H2, H3, s );
#5 a0=0; a1=1; a2=1; a3=0; s=0;
#5 a0=0; s=1;
#5 a0=0; s=1;
#5 a0=0; s=1;
#5 a0=0 endmodule
```

```
C:\Users\msaha\Desktop\Co Sahan>iverilog -o lab.vvp shift.v shift_tb.v

C:\Users\msaha\Desktop\Co Sahan>vvp lab.vvp

0H0=x, H1=x, H2=x, H3=x, S=x

5H0=1, H1=1, H2=0, H3=0, S=0

15H0=0, H1=0, H2=1, H3=1, S=1

C:\Users\msaha\Desktop\Co Sahan>
```

7. Write a program to perform hardware implementation of logical microoperation.

```
module LogicOp(Ai, Bi, in, sel, out);
          input[3:0] in;
          input[1:0] sel;
          output out;
          wire a0;
          wire a1;
          wire a2;
          wire a3;
11
          input Ai;
12
          input Bi;
13
14
          and g0(a0,Ai,Bi);
          or g1(a1,Ai,Bi);
16
          xor g2(a2,Ai,Bi);
17
          not g3(a3,Ai);
19
              assign in={a3, a2, a1, a0};
20
              assign out=in[sel];
21
22
      endmodule
```

```
module logictest;
       reg Ain, Bin;
       wire out;
       reg[1:0] sel;
       LogicOp Log(.Ai(Ain), .Bi(Bin), .sel(sel), .out(out));
       initial
           begin
                $monitor($time, "Ai=%b, Bi=%b, out=%b, S=%b", Ain, Bin, out, sel );
12
                    Ain=0; Bin=1; sel=2'b00;$display("\n \t \t AND Operation");
                #5 Ain=0; Bin=1; sel=2'b01;$display("\n \t \t OR Operation");
#5 Ain=0; Bin=1; sel=2'b10;$display("\n \t \t Xor Operation");
                #5 Ain=0; Bin=1; sel=2'b11;$display("\n \t \t NOT Operation");
                #5 $finish;
17
      end
       endmodule
```

```
Microsoft Windows [Version 10.0.19041.1415]
(c) Microsoft Corporation. All rights reserved.

C:\Users\msaha>cd desktop\Co Sahan

C:\Users\msaha\Desktop\Co Sahan>iverilog -o lab.vvp logic.v logic_tb.v

C:\Users\msaha\Desktop\Co Sahan>vvp lab.vvp

AND Operation
OAi=0, Bi=1, out=0, S=00

OR Operation
5Ai=0, Bi=1, out=1, S=01

Xor Operation
10Ai=0, Bi=1, out=1, S=10

NOT Operation
15Ai=0, Bi=1, out=1, S=11

C:\Users\msaha\Desktop\Co Sahan>
```

8. Full Adder:

```
module f1(A,B,Cin,Sum,Carry);
input A,B,Cin;
output Sum,Carry;
assign Sum =A^B^Cin;
assign Carry= A&Cin|A&B|B&Cin;
endmodule
```

```
module f2;
    reg a,b, cin;
   wire Sum, Carry;
    f1 fulladder(.A(a), .B(b), .Cin(cin), .Sum(sum), .Carry(carry));
    initial
    begin
    $dumpfile("f1.vcd");
    $dumpvars(0,f2);
    $monitor("A= %b, B=%b, Cin=%b, Sum=%b, Carry=%b,/n",a,b,cin,sum,carry);
    a=1'b0;
    b=1'b0;
    cin=1'b0;
    a=1'b0;
   b=1'b0;
   a=1'b0;
    cin=1'b0;
    a=1'b0;
   b=1'b1;
    cin=1'b1;
```

```
#5
29
           a=1'b1;
30
           b=1'b0;
31
           cin=1'b0;
32
33
           #5
34
           a=1'b1;
35
           b=1'b0;
           cin=1'b1;
37
           #5
           a=1'b1;
40
           b=1'b1;
41
           cin=1'b0;
42
43
           #5
44
           a=1'b1;
45
           b=1'b1;
46
           cin=1'b1;
47
           end
48
           endmodule
```

Microsoft Windows [Version 10.0.19041.1415]

A= 1, B=0, Cin=1, Sum=0, Carry=1,/n A= 1, B=1, Cin=0, Sum=0, Carry=1,/n A= 1, B=1, Cin=1, Sum=1, Carry=1,/n

C:\Users\msaha\Desktop\Co Sahan>

Command Prompt

(c) Microsoft Corporation. All rights reserved. C:\Users\msaha>cd desktop\Co sahan C:\Users\msaha\Desktop\Co Sahan>iverilog -o Adderfull.vvp new5.v new6.v C:\Users\msaha\Desktop\Co Sahan>vvp Adderfull.vvp VCD info: dumpfile f1.vcd opened for output. A= 0, B=0, Cin=0, Sum=0, Carry=0,/n A= 0, B=0, Cin=1, Sum=1, Carry=0,/n A= 0, B=1, Cin=0, Sum=1, Carry=0,/n A= 0, B=1, Cin=1, Sum=0, Carry=1,/n A= 1, B=0, Cin=0, Sum=1, Carry=0,/n

9. Write a program to implement 8X1 multiplexer

```
8muxt.v | 8mux.v | new1.v | new6t.v | new7.v | 1

1 module mult(inA,inB,ouPro);
2 input[7:0] inA;
3 input[7:0] inB;
4 output[7:0] ouPro;
5 assign ouPro=inA*inB;
6 endmodule
7
```

```
module multest;
      reg[7:0] A;
      reg[7:0] B;
      wire[7:0] F;
          mult M(.inA(A),.inB(B),.ouPro(F));
          initial
              begin
              $dumpfile("mul-assign8.vcd");
              $dumpvars(0, multest);
              $monitor($time, "A=%b, B=%b, F=%b", A, B, F);
10
11
              $display("Smita Dangi");
              #5 A=8'b11101001;B=8'b00001110;
12
              #5 A=8'b11010101;B=8'b11111110;
13
              #5 $finish;
14
15
              end
16
      endmodule
17
```

```
Microsoft Windows [Version 10.0.19041.1415]
(c) Microsoft Corporation. All rights reserved.

C:\Users\msaha>cd desktop\co sahan

C:\Users\msaha\Desktop\Co Sahan>iverilog -o lab9.vvp 8mux.v 8muxt.v

C:\Users\msaha\Desktop\Co Sahan>vvp lab9.vvp

VCD info: dumpfile mul-assign8.vcd opened for output.

Smita Dangi

0A=xxxxxxxxx,B=xxxxxxxxx,F=xxxxxxxx
5A=11101001,B=00001110,F=10111110
10A=11010101,B=11111110,F=01010110

C:\Users\msaha\Desktop\Co Sahan>
```

10. Write a program to add two 8-bit numbers and display the overflow if present.

```
module adder8(A,B,Cin,Sum,Cout);
input[7:0]A,B;
input Cin;
output Cout;
output[7:0] Sum;
assign{Cout,Sum}=A+B+Cin;
endmodule
```

```
module add test;
    reg[7:0]A;
    reg[7:0]B;
   wire[7:0]Sum;
   reg Cin;
   wire Cout;
   adder8 Add(.A(A),.B(B),.Cin(Cin),.Sum(Sum),.Cout(Cout));
    initial
        begin
            $monitor($time, "A=%b, B=%b, Sum=%b, Cin=%b, Cout=%b", A, B, Sum, Cin, Cout);
            $dumpfile("add_test.vcd");
            $dumpvars(0,add_test);
            $display("SahanGunner");
        #5 A=8'b11000110;B=8'b10000011;Cin=1;
        #5 A=8'b11111111;B=8'b11111111;Cin=0;
        #5 $finish;
   end
endmodule
```

```
C:\Users\msaha\Desktop\Co Sahan>iverilog -o lab10.vvp add16.v add16t.v

C:\Users\msaha\Desktop\Co Sahan>vvp lab10.vvp

VCD info: dumpfile add_test.vcd opened for output.

SahanGunner

0A=xxxxxxxxx,B=xxxxxxxxx,Sum=xxxxxxxxx,Cin=x,Cout=x
5A=11000110,B=10000011,Sum=01001010,Cin=1,Cout=1
10A=11111111,B=111111111,Sum=11111110,Cin=0,Cout=1

C:\Users\msaha\Desktop\Co Sahan>
```