

PES UNIVERSITY

(Established under Karnataka Act No. 16 of 2013) 100-ft Ring Road, Bengaluru – 560 085, Karnataka, India

LOW POWER VLSI

UE21EC342BB3

REPORT

On

Topic – Multiplexer Based Error Efficient Fixed-Width Adder Tree Design for Signal Processing Applications

Submitted by

SAHANA - PES1UG21EC236 SHREYAANSH D - PES1UG21EC270 SHRIYA J K - PES1UG21EC278 NISHANT S - PES1UG21EC915

under the guidance of

Associate Professor. Rashmi Seethur

PES University

FACULTY OF ENGINEERING

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING PROGRAM B.TECH

CONTENT

Full Width Adder

Methodology
Design and Testbench
Waveform
Synthesis
Power report
Application, Advantages, Disadvantages

Fixed Width Direct Truncation Adder

Methodology
Design and Testbench
Waveform
Synthesis
Power report
Application, Advantages, Disadvantages

Inference


Conclusion

Full Width Adder

Methodology

A full-width adder tree is a hardware structure used to efficiently perform addition operations on multiple inputs, typically with a width equal to the sum of the individual input widths. The full-width adder tree uses multiple 8-bit inputs as its operands, which can be represented as arrays or individual signals. The full-width adder tree is typically implemented as a binary tree structure, where each level of the tree consists of adder blocks. At each level, the inputs are divided into pairs, and each pair is added together to produce partial sums. The adder blocks at each level operate in parallel, allowing for fast addition of multiple inputs.

Each adder block performs addition on two inputs and generates a partial sum and a carry-out. The carry-out from each adder block is propagated to the next level of the tree to ensure that carries are properly accounted for in the final result. At the top level of the tree, the partial sums from the lowest level adder blocks are combined to produce the final sum. Any carry-out generated at the highest level indicates an overflow. The full-width adder tree structure is highly efficient for adding multiple inputs simultaneously. By dividing the inputs into pairs and performing additions in parallel at each level, it minimizes the number of stages required to compute the final result.



DESIGN


```
1 module full width adder tree(
        input [7:0] A0, A1, A2, A3, A4, A5, A6, A7,
output [10:0] sum // Adjusted width to accommodate full sum without overflow
 2
 3
 4);
 5 wire [8:0] sum1, sum2, sum3, sum4; // Intermediate sums, assuming potential overflow from 8-bit sum
 6 wire [9:0] sum5, sum6; // Further adding may increase the bit-width
 7 // First stage of addition
 8 \operatorname{assign} \operatorname{sum1} = A0 + A1;
 9 \operatorname{assign} \operatorname{sum2} = A2 + A3;
10 \operatorname{assign} \operatorname{sum3} = A4 + A5;
11 \operatorname{assign} \operatorname{sum4} = A6 + A7;
12 // Second stage of addition
13 assign sum5 = sum1 + sum2;
14 assign sum6 = sum3 + sum4;
15 // Final addition stage
16 assign sum = sum5 + sum6;
17 endmodule
18
19 module fixed_width_post_truncated_adder_tree(
        input [7:0] A0, A1, A2, A3, A4, A5, A6, A7, output [7:0] sum // Truncated sum output
20
21
22);
23 wire [10:0] full_sum; // Full width from a non-truncated adder tree
24 // Instantiate the full-width adder tree
25 full width adder tree fwa(
        .A0(A0), .A1(A1), .A2(A2), .A3(A3),
.A4(A4), .A5(A5), .A6(A6), .A7(A7),
.sum(full_sum)
26
27
29):
30 // Truncate the output to the required width
31 assign sum = full_sum[7:0]; // Taking the least significant bits only
32 endmodule
```

TESTBENCH


```
*lpp_tb.v
 Open ▼ 🙉
 1 module tb adder tree;
 2 // Test inputs
 3 reg [7:0] A0, A1, A2, A3, A4, A5, A6, A7;
 4 wire [7:0] sum_truncated;
 5 wire [10:0] sum_full;
 7 // Instantiate the Full Width and Fixed Width Adder Trees
 8 full width adder tree full tree(
      .A0(A0), .A1(A1), .A2(A2), .A3(A3),
.A4(A4), .A5(A5), .A6(A6), .A7(A7),
.sum(sum_full)
10
11
12):
13 fixed_width_post_truncated_adder_tree fixed_tree(
       .A0(A0), .A1(A1), .A2(A2), .A3(A3),
.A4(A4), .A5(A5), .A6(A6), .A7(A7),
14
15
16
       .sum(sum truncated)
17);
18 // Initialize all inputs and simulate
19 initial begin
20
       // Initialize Inputs
       A0 = 8'hFF; A1 = 8'h01; A2 = 8'h02; A3 = 8'h03;
21
       A4 = 8'h04; A5 = 8'h05; A6 = 8'h06; A7 = 8'h07;
22
23
24
       // Wait for some time to observe the outputs
25
       #10;
26
27
       // Display the results
28
       $display("Full Sum: %d, Truncated Sum: %d", sum full, sum truncated);
29
30
       // Finish simulation
31
       $finish:
32 end
33
34 endmodule
```

WAVEFORM





SYNTHESIS



POWER REPORT

Row%	Total	Switching	Internal	Leakage	Category
0.00%	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	memory
0.00%	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	register
0.00%	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	latch
100.00%	9.35739e-05	2.58119e-05	6.05255e-05	7.23650e-06	logic
0.00%	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	bbox
0.00%	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	clock
0.00%	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	pad
0.00%	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	pm
	9.35739e-05	2.58119e-05	6.05255e-05	7.23650e-06	Subtotal
100.00%	100.00%	27.58%	64.68%	7.73%	Percentage

Applications

Microprocessors and digital signal processors frequently employ full-width adder trees for efficient arithmetic operations on multi-bit operands.

Full-width adder trees are commonly utilized in DSP applications like FIR filters and FFT algorithms, where multi-bit addition operations are frequently performed.

Advantages

Fast addition of multi-bit inputs.

Suitable for applications requiring high-speed arithmetic operations.

Efficient implementation of complex algorithms in domains like ALUs and DSP.

<u>Disadvantages</u>

High hardware complexity, leading to increased area and power consumption.


Limited scalability in terms of input width and hardware resources.

Fixed Width Direct Truncation Adder

Methodology

A Fixed Width adder tree maintains a constant width of input and output operands, while a 1-bit FX-AT-DT has each input and output being 1 bit wide. An adder tree is a hierarchical structure that efficiently performs addition operations on multiple inputs by combining partial sums from previous layers in multiple layers. The FX-AT-DT algorithm for 8-bit inputs consists of three stages or layers of adders. In the first stage, 8-bit inputs are divided into pairs and added using 1-bit adders to generate partial sums. The second stage combines the partial sums to create another set, and the third stage combines the partial sums to produce the final 8-bit sum.

The FX-AT-DT is a powerful tool that can perform multiple addition operations in parallel, reducing overall computation time significantly compared to sequential addition methods, as each stage of the adder tree operates independently. Direct Truncation is a technique where overflow bits are truncated instead of propagated, discarding significant bits beyond the output width. In a 1-bit DT adder, overflow occurs when two inputs produce a carry-out. In the FX-AT-DT, each adder operates on 1-bit inputs, eliminating the need for carry propagation and performing truncation implicitly. Output is limited to 1 bit. The FX-AT-DT is an efficient 8-bit input adder with parallel processing capabilities and fixed-width 1-bit adders, achieving faster computation times compared to traditional ripple-carry adders by dividing the addition operation into multiple stages




DESIGN


```
1 module fixed width 1bit direct truncation adder tree (
      input wire [7:0] A0, A1, A2, A3, A4, A5, A6, A7,
 2
 3
      output reg [7:0] sum
 4);
 5
 6 // Stage 1: Perform 1-bit addition for each pair of inputs
 7 wire [3:0] sum_stage1;
 8 assign sum stage1[0] = A0[0] + A1[0];
 9 assign sum stage1[1] = A2[0] + A3[0];
10 assign sum stage1[2] = A4[0] + A5[0];
11 assign sum_stage1[3] = A6[0] + A7[0];
12
13 // Stage 2: Further add the intermediate sums
14 wire [1:0] sum_stage2;
15 assign sum stage2[0] = sum stage1[0] + sum stage1[1];
16 assign sum_stage2[1] = sum_stage1[2] + sum_stage1[3];
17
18 // Stage 3: Final addition with 1-bit truncation
19 wire [0:0] sum stage3;
20 assign sum stage3[0] = sum stage2[0] + sum stage2[1];
21
22 // Assign the truncated sum to the output
23 always @* begin
      sum = sum stage3[0]; // Take only the least significant bit
25 end
27 endmodule
```

TESTBENCH


```
1 module tb_fixed_width_lbit_direct_truncation_adder_tree();
3
      // Inputs to the module
4
      reg [7:0] A0, A1, A2, A3, A4, A5, A6, A7;
5
       // Output from the module
6
      wire [7:0] sum;
       // Instantiate the Device Under Test (DUT)
7
8
      fixed width 1bit direct truncation adder tree DUT (
          .A0(A0), .A1(A1), .A2(A2), .A3(A3),
.A4(A4), .A5(A5), .A6(A6), .A7(A7),
9
10
          .sum(sum)
11
12
13
       // Testbench procedure
14
      initial begin
15
           // Initialize all inputs
16
           A\theta = 0; A1 = 0; A2 = 0; A3 = 0;
          A4 = 0; A5 = 0; A6 = 0; A7 = 0;
17
18
          // Display the output
19
           $monitor("Time = %d : A0 = %b, A1 = %b, A2 = %b, A3 = %b, A4 = %b, A5 = %b, A6 = %b, A7 = %b -> sum = %b",
20
21
                    $time, A0, A1, A2, A3, A4, A5, A6, A7, sum);
22
23
           // Apply some test vectors
           #10 A0 = 8'b00000001; A1 = 8'b00000001; A2 = 8'b00000001; A3 = 8'b00000001;
24
              A4 = 8'b00000001; A5 = 8'b00000001; A6 = 8'b00000001; A7 = 8'b00000001;
25
26
27
           #10 A0 = 8'b00000010; A1 = 8'b00000010; A2 = 8'b00000010; A3 = 8'b00000010;
28
               A4 = 8'b00000010; A5 = 8'b00000010; A6 = 8'b00000010; A7 = 8'b000000010;
29
30
           #10 A0 = 8'b00000011; A1 = 8'b00000000; A2 = 8'b00000001; A3 = 8'b000000001;
31
               A4 = 8'b00000001; A5 = 8'b00000001; A6 = 8'b00000000; A7 = 8'b000000000;
32
           #10 $finish;
33
      end
34 endmodule
```

WAVEFORM





SYNTHESIS



POWER REPORT

Category	Leakage	Internal	Switching	Total	Row%
memory	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
register	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
latch	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
logic	4.53503e-07	3.51728e-06	5.57820e-07	4.52860e-06	100.00%
bbox	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
clock	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
pad	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
pm	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal	4.53503e-07	3.51728e-06	5.57820e-07	4.52860e-06	100.00%
Percentage	10.01%	77.67%	12.32%	100.00%	100.00%

Applications

FX-AT-DTs are utilized in data compression algorithms like Huffman coding or run-length encoding, where fixed-width addition operations are necessary for efficient data processing.

FX-AT-DTs are used in error detection and correction codes like Hamming codes or cyclic redundancy checks (CRCs) to compute checksums or parity bits.

Advantages

Flexibility in specifying the output width, enabling optimization of resource usage and efficiency.

Suitable for applications requiring fixed-width addition operations with configurable output sizes.

<u>Disadvantages</u>

Potential loss of precision or efficiency due to output truncation.

Complexity in determining the optimal output width for different applications and input data characteristics.

INFERENCE

Parameters	Full_width-Adder_tree	Fixed_width_Truncation_direct_Adder_Tree
Power	9.35739e-05 W	0.452860e-05 W

CONCLUSION

The development of a multiplexer-based error-efficient fixed-width adder tree design represents a significant advancement for signal processing applications. This innovative approach leverages multiplexer technology to optimize the truncation process in adder trees, effectively minimizing computational errors while maintaining a fixed-width output. This design is particularly valuable in the context of signal processing where precision and efficiency are crucial. By reducing the propagation of truncation errors and enhancing overall computational accuracy, this method improves the performance and reliability of signal processing systems. Additionally, the multiplexer-based design offers a scalable and flexible solution that can be tailored to meet specific requirements of various signal processing tasks, making it a versatile tool in both academic research and practical applications.