- 1. A system has an 8-way set associative 32KB L1 data cache with 64B cachelines.
 - a. How many cachelines are in the L1 cache?

stem has an 8-way set associative 32KB L1 data cache with 64B cachelines.

a. How many cachelines are in the L1 cache?

$$32KB = 32 \cdot 102HB = \frac{32768}{64B} = 512$$
b. How many C/C++ double words can fit in each cacheline?

double A[N][N], B[N][N], C[N][N];

c. Examine the following code. Suggest a modification that could improve the cache efficiency on this system and explain why.

```
double x[16][512], y[512];
for (int i = 0; i < 512; ++i)
  for (int j = 0; j < 16; ++j)
     y[i] = y[i] + x[j][i];
X[16](513], y [513]
Padarray to avoid power-of-7
```

2. Examine the two matrix multiplication methods below and suggest which would be faster on a CPU with a cache. (This may sound redundant but some CPUs didn't have caches historically or even in modern times.) Assume the input matrices (A,B) are square with N rows and columns and N is a multiple of 4. Explain your answer.