

Analog CMOS IC Design (EE651)

23110064

CALCULATIONS (analytical)

$r_{O2} = r_{O4} = \frac{1}{2ID}$ ~~✓~~

⇒ I checked on cadence for the MOSFET if am using
 $V_{dey} = 27.12 = \frac{1}{\lambda}$

$\lambda = 0.0316$

$r_{O2} = r_{O4} = \frac{1}{(0.0316)(2ID)}$

Power consumption $< 20 \times 10^{-6} W$

$(1.8)(2ID) < 20 \times 10^{-6}$

$2ID < 11.14 A$

lets take $ID = 10mA$

$ID = 5mA$

$r_{O2} = r_{O4} = \frac{1}{(0.0316)(5 \times 10^{-6})} = 5.55 \times 10^6$

$(gm)(5.55 \times 10^6) = 316$

$gm = 117 \times 10^{-6}$

⇒ $(\frac{w}{l})_n = \frac{gm^2}{2(\mu_n C_{ox})} = 14 = 5772$

$$I_{CMR} = 0.8 - 1.4$$

$$\sqrt{I_{CMR}} = \sqrt{0.15} + \sqrt{0.1} + \sqrt{1} = 0.4 + 0.45 \\ = 0.85 \checkmark$$

$$V_{ICmax} = V_{DD} - V_{SG} + V_T \\ = 1.8 - 0.85 + 0.45 = 1.4$$

$$V_{SG} = 0.85 \Rightarrow 1.8 - V_A = 0.85 \\ \Downarrow$$

$$\boxed{\sqrt{G_3} = 0.95}$$


For PMOS

$$5 \times 10^{-6} = \frac{1}{2} (65 \times 10^{-6}) \left(\frac{w}{L} \right) (1.8 - 0.95 - 0.45) \\ [1 + (0.036)(0.2)]$$


$$\left(\frac{w}{L} \right)_P = 0.95^2$$

$$\underline{\text{Tail}} \Rightarrow \left(\frac{w}{L} \right) = 1.666 \checkmark$$


Schematic





ADE L



Below graphs are voltage input V_+ and V_-




1. Plot of output voltage



Swing is 794.626mV

$$\text{Gain at } 1\text{kHz} = 20 \log\left(\frac{794.626}{2}\right) = 51.97\text{dB} > 40 \text{ dB}$$



Bode plot



NOW WE ARE CALCULATION BANDWIDTH FOR THIS BLOT

Peak = 53.98dB

Peak – 3dB = 50.98dB



Bandwidth = 21.116kHz

Design an Operational Transconductance Amplifier (OTA) for the following specifications.

- Differential Gain = 40 - 60 dB (Gain should vary between 40 to 60 dB by changing V_{cont})




Now we are going to change V_{cont} and observe the gain (whether it is in 40-60dB)

Green = 0.8


Light blue = 0.8667

Blue = 0.9333


Pink = 1



2.NOW WE ARE CHECKING CMRR CONDITION




Bode plot



$$\text{CMRR} = \frac{\text{diff gain}}{\text{common mode gain}}$$

We have differential gain now we are calculating common mode gain



From the above plot at 1kHz freq

$$\text{Common mode gain} = 20\log\left(\frac{52.34}{2}\right) = 28.299\text{dB}$$



Calculating CMRR

$$\Rightarrow \text{CMRR(dB)} = \text{diff gain(dB)} - \text{common mode gain(dB)}$$

$$= 51.97\text{dB} - (28.299\text{dB}) = 79.299\text{dB} > 70\text{dB}$$

Condition satisfied

3. NOW WE ARE CHECKING ICMR CONDITION



From the plot, we observe that varying the input DC voltage from 0.8 V to 1.4 V (*parametric analysis*) does not significantly affect the gain, which remains consistently between 40 dB and 50 dB. However, at 1.4 V, the gain drops sharply to approximately 15 dB => our ICMR is around 0.8V to ~1.3V