


Analog CMOS IC Design (EE651)


23110064

1st Question


PMOS Schematic




NMOS Schematic




a) Transfer characteristics for P-type MOS Transistor:




b) Transfer characteristics for n-type MOS Transistor:



c) Output characteristics for P-type MOS Transistor:



d) Output characteristics for P-type MOS Transistor:



Observations

Transfer Characteristics (I_{SD} vs V_{SG}):

- For both NMOS and PMOS devices, the transfer curves show that current remains very small in the subthreshold region and then increases rapidly once the applied gate bias exceeds the threshold voltage (V_{TH} for NMOS, $|V_{TP}|$ for PMOS)
- the blue curve represents operation at $V_{DS} = 1.8V$ (saturation region), while the red curve corresponds to $V_{DS} = 0.1V$ (linear region). For both curves, as V_{SG} (source-gate voltage) increases, the drain current I_{SD} also increases. At low V_{SG} , the current remains minimal due to the PMOS being off or in weak inversion. Once V_{SG} exceeds the

threshold voltage, I_{SD} rises much more steeply for the blue (high V_{DS}) curve, indicating enhanced carrier injection and strong channel formation typical of the saturation regime.

- The red curve shows a more gradual increase in current for low V_{DS} , demonstrating resistive behaviour in the linear region.

$$I_{SD} = \mu_p C_{ox} \frac{W}{L} \left[(V_{SG} - |V_{th}|) V_{SD} - \frac{1}{2} V_{SD}^2 \right]$$

For low V_{DS} values, the quadratic term becomes negligible, so it shows resistive behavior

$$I_{SD} \approx \mu_p C_{ox} \frac{W}{L} (V_{SG} - |V_{th}|) V_{SD}$$

- Overall, the transfer plot confirms that a higher drain-source voltage allows the MOS transistor to achieve larger drain current upon gate activation, aligning with standard MOSFET theory.

Output Characteristics (I_{SD} vs V_{SD} for Various V_{SG}):

- At low V_{SD} , the transistor operates in the linear (ohmic) region. Here, I_{SD} increases almost linearly with V_{SD} for each V_{SG} , reflecting the equation:

$$I_{SD} \approx \mu_p C_{ox} \frac{W}{L} (V_{SG} - |V_{th}|) V_{SD}$$


- As V_{SD} increases and approaches $(V_{SG} - |V_{th}|)$ the curves begin to bend and eventually saturate. In this saturation region, I_{SD} becomes almost constant with further increases in V_{SD} , described by:

$$I_{SD} = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (V_{SG} - |V_{th}|)^2$$


- The curves in this plot shift upward and to the right as V_{SG} increases because a larger gate voltage. The rightward shift happens because the onset of saturation, marked by $V_{SD} = V_{SG} - |V_{th}|$, occurs at higher V_{SD} values for higher V_{SG} .
- In summary, higher V_{SG} results in greater current and delays saturation, causing the curves to move up and right.

2nd Question


Schematic: NMOS




a) Threshold voltage v/s L for N-type MOS Transistor:




a) I_{DS} v/s L for N-type MOS Transistor:




a) g_{ds} v/s L for N-type MOS Transistor:




a) λ v/s L for N-type MOS Transistor:




b) g_m v/s L for N-type MOS Transistor:




Schematic: PMOS




b) IDS v/s L for P-type MOS Transistor:




b) gds v/s L for P-type MOS Transistor:




b) Threshold voltage v_{th} v/s L for P-type MOS Transistor:



b) g_m v/s L for P-type MOS Transistor:



b) λ v/s L for N-type MOS Transistor:



OBSERVATIONS:

NMOS

Length	Vth(in mV)	Ids(μ A)	gm(μ S)	gds(μ S)	$\lambda(*10^{-3})(V^{-1})$
200nm	470	269	263	5	18.6
400nm	437	180	193	2.7	15.4
600nm	413	137	151	3	22.14
800nm	399	113	126	3.1	27.4
1000nm	390	103	110	2.8	29.2

PMOS

Length	Vth (in mV)	Ids (μ A)	gm(μ S)	gds(μ S)	$ \lambda (*10^{-3})(V^{-1})$
200nm	452	193	213	19.6	99.03
400nm	420	92	105	5.4	58.78
600nm	414	60	70	2.4	40.67

800nm	407	45	54	1.4	31.43
1000nm	401	36	44	0.9	25.93

IDS vs LG:

Observation: Drain current decreases with increasing channel length.

$$I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L_G} (V_{GS} - V_{th})^2$$

Here, IDS is inversely proportional to LG, so longer channels yield lower current for the same gate overdrive.

gm vs LG (Transconductance):

Observation: Transconductance falls as LG increases.

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} = \mu_n C_{ox} \frac{W}{L_G} (V_{GS} - V_{th})$$

Like drain current, is also inversely proportional to LG; shorter channels give higher transconductance.

Lamda vs LG

$$\lambda \approx \frac{\Delta L}{L}$$

Lambda is inversely related to channel length
=> Larger the lambda, increases output conductance

gds vs LG (Output Conductance)

Observation: Output conductance drops fast for short to moderate lengths, then stays nearly constant.


{In saturation (considering channel length modulation)}

$$g_{ds} = \lambda I_{DS}$$


Channel length modulation parameter is higher for shorter channels, leading to higher gds, and as LG increases Channel length modulation parameter decreases and gds stabilizes

3rd Question


Schematic: NMOS




a) Threshold voltage v/s w for N-type MOS Transistor [LINEAR] :




a) I_{DS} v/s w for N-type MOS Transistor [LINEAR]:




a) g_{ds} v/s w for N-type MOS Transistor [LINEAR]:




b) g_m v/s w for N-type MOS Transistor [LINEAR]:




a) Threshold voltage v/s w for N-type MOS Transistor [SAT] :




a) I_{DS} v/s w for N-type MOS Transistor [SAT]:



a) g_{ds} v/s w for N-type MOS Transistor [SAT]:




b) g_m v/s w for N-type MOS Transistor[SAT]:




Schematic: pmos


Schematic: pmos




a) Threshold voltage v_{th} v/s w for p-type MOS Transistor [LINEAR] :




a) I_{DS} v/s w for P-type MOS Transistor [LINEAR]:




a) g_{ds} v/s w for P-type MOS Transistor [LINEAR]:




b) g_m v/s w for P-type MOS Transistor [LINEAR]:




a) Threshold voltage v_{th} v/s w for p-type MOS Transistor [SAT] :




a) I_{DS} v/s w for P-type MOS Transistor [SAT]:



a) g_{ds} v/s w for P-type MOS Transistor [SAT]:



b) g_m v/s w for P-type MOS Transistor [SAT]:



NMOS

Width	Vth(in mV)		Ids(μ A)		gm(μ S)		gds(μ S)	
	Linear	Saturation	Linear	Saturation	Linear	Saturation	Linear	Saturation
500nm	472	470	265	70	254	209	21.8	3.1
700nm	482	479	364	97	351	294	31.3	4.7
900nm	487	484	466	125	449	380	41.8	6.4
1100nm	491	487	569	152	547	465	52.8	8.1
1300nm	490	487	671	182	642	554	63.7	9.9

PMOS

Width	Vth (in mV)		Ids (μ A)		gm(μ S)		gds(μ S)	
	Linear	Saturation	Linear	Saturation	Linear	Saturation	Linear	Saturation
500nm	392	392	19	4.5	20	14	5.1	79
700nm	397	397	25	6	26	18	6.8	100
900nm	400	400	31	7.5	32	22	8.6	122
1100nm	402	402	37	9	38	27	10.3	145
1300nm	403	403	44	10.5	45	32	12.2	160

CALCULATING $\mu_n C_{ox}$ VALUES

Used $beff = \mu_n C_{ox} (W/L)$ [NMOS]

At $L_n = 0.6\mu m$, $w = 1\mu m \Rightarrow beff = 425.2 \mu A/v^2$

$\Rightarrow \mu_n C_{ox} = 301$

CALCULATING $\mu_p C_{ox}$ VALUES

Used $beff = \mu_p C_{ox} (W/L)$ [PMOS]

At $L_p = 0.2\mu m$, $w = 1\mu m \Rightarrow beff = 348 \mu A/v^2$


$\Rightarrow \mu_p C_{ox} = 63.2$

CALCULATED $\mu_n C_{ox}$ and $\mu_p C_{ox}$ VALUES

Type of MOS	$\mu_n C_{ox}$ (μS)
NMOS	301
PMOS	63.2

4th Question

Schematic



EXPLANATION

$$L_n = 0.18 \mu\text{m}$$

$$W_n = 0.62 \mu\text{m}$$

$$W_p = 0.381 \mu\text{m}$$

$$L_p = 1 \mu\text{m}$$

$$\text{net power} = 30 \mu\text{W}$$

ASSUMING


$$V_{DD} = 1.8 \text{ V}$$

$$(I_{DS})(V_{DD}) = P_{\text{net}} \leq 30 \mu\text{W}$$

$$I_{DS} \leq \frac{30 \mu}{1.8 \mu} = 16.666 \text{ A}$$

we should choose I_{DS} such that $I_{DS} \leq 16.666 \text{ A}$

→ I chosen $I_{DS} = 10.39 \mu\text{A}$, such that $V_{\text{out}} = 0.9 \text{ V}$
at $V_{\text{in}} = 0.646838$



- here we are choosing M_2 's w, L such that it is in saturation region



- we are choosing w_n, L_n such that M_1 lies in Region 2

$$L_n = 0.18 \mu\text{m}$$

$$W_n = 0.62 \mu\text{m}$$

$$W_p = 0.381 \mu\text{m}$$

$$L_p = 1 \mu\text{m}$$



From the above plot we can extract the DC operating point which is 0.646 V

At the V_{bias} $I_{ds} = 10.39 \mu A$

We chosen L_n, W_n, L_p, W_p such that the i_{ds} is $< 16.67 \mu A$

POWER CONSUMPTION

I assumed $V_{DD} = 1.8V$

$$P = (V_{DD})(10.39 \mu A)$$

$$P = (1.8\text{V})(10.39\text{ }\mu\text{A}) = 18.702\text{ }\mu\text{W} \text{ which is less than } 30\text{ }\mu\text{W}$$

Caliber - PMS - Help

Edit Object Properties (on vlsi.iitgn.ac.in)

Apply To: only current instance

Show: ☐ system ☒ user ☒ CDF

Browse Reset Instance Labels Display

Property	Value	Display
Library Name	analogLib	off
Cell Name	vsource	off
View Name	symbol	off
Instance Name	V0	off

Add Delete Modify

User Property	Master Value	Local Value	Display
lvlsignore	TRUE		off

CDF Parameter	Value	Display
DC voltage	vin V	off
Source type	sine	off
Frequency name 1		off
Frequency 1	1K Hz	off
Amplitude 1 (Vpk)	15m V	off
Phase for Sinusoid 1		off
Sine DC level		off
Delay time		off
Display second sinusoid	<input type="checkbox"/>	off
Display multi sinusoid	<input type="checkbox"/>	off
Display modulation params	<input type="checkbox"/>	off
Display small signal params	<input type="checkbox"/>	off

OK Cancel Apply Defaults Previous Next Help

CALCULATING GAIN OF AMPLIFIER

<u>input/output</u>	<u>V_{min}</u>	<u>V_{max}</u>
i/p	631.246	660.754
o/p	875.17	927.793

$$\text{Gain} = \frac{V_{out(p-p)}}{V_{in(p-p)}} = \frac{927.793 - 875.17}{660.754 - 631.246} = \frac{52.623}{29.508} = 1.8$$

